Inventor · disambiguated record
Thomas R. Puzak
Also filed as: PUZAK THOMAS R · PUZAK THOMAS ROBERTS
28 granted patents·2 pending applications·1,532 citations·filing 1984–2011
98Inventor score
Technology areasG06F
Top patents by PatentIndex Score
30 records- 0194US4903196AMethod and apparatus for guaranteeing the logical integrity of data in the general purpose registers of a complex multi-execution unit uniprocessorIBM·Filed 1986·Granted Feb 20, 1990·191 cites·20 claims
- 0293US6560693B1Branch history guided instruction/data prefetchingIBM·Filed 1999·Granted May 6, 2003·221 cites·34 claims
- 0391US4807110APrefetching system for a cache having a second directory for sequentially accessed blocksIBM·Filed 1984·Granted Feb 21, 1989·106 cites·17 claims
- 0489US5434985ASimultaneous prediction of multiple branches for superscalar processingIBM·Filed 1992·Granted Jul 18, 1995·139 cites·27 claims
- 0588US4679141APageable branch history tableIBM·Filed 1985·Granted Jul 7, 1987·107 cites·7 claims
- 0686US7493480B2Method and apparatus for prefetching branch history informationIBM·Filed 2002·Granted Feb 17, 2009·45 cites·17 claims
- 0785US7657726B2Context look ahead storage structuresIBM·Filed 2007·Granted Feb 2, 2010·12 cites·20 claims
- 0883US5353421AMulti-prediction branch prediction mechanismIBM·Filed 1993·Granted Oct 4, 1994·109 cites·9 claims
- 0982US8131982B2Branch prediction instructions having mask values involving unloading and loading branch history dataEMMA PHILIP G·Filed 2008·Granted Mar 6, 2012·12 cites·9 claims
- 1082US4774654AApparatus and method for prefetching subblocks from a low speed memory to a high speed memory of a memory hierarchy depending upon state of replacing bit in the low speed memoryIBM·Filed 1984·Granted Sep 27, 1988·59 cites·10 claims
- 1178US4823259AHigh speed buffer store arrangement for quick wide transfer of dataIBM·Filed 1988·Granted Apr 18, 1989·66 cites·2 claims
- 1275US7441110B1Prefetching using future branch path information derived from branch predictionIBM·Filed 1999·Granted Oct 21, 2008·72 cites·20 claims
- 1375US7380047B2Apparatus and method for filtering unused sub-blocks in cache memoriesIBM·Filed 2004·Granted May 27, 2008·17 cites·29 claims
- 1471US6418525B1Method and apparatus for reducing latency in set-associative caches using set predictionIBM·Filed 1999·Granted Jul 9, 2002·61 cites·12 claims
- 1570US6055621ATouch history tableIBM·Filed 1996·Granted Apr 25, 2000·60 cites·38 claims
- 1669US5197139ACache management for multi-processor systems utilizing bulk cross-invalidateIBM·Filed 1990·Granted Mar 23, 1993·52 cites·7 claims
- 1767US8521999B2Executing touchBHT instruction to pre-fetch information to prediction mechanism for branch with taken historyEMMA PHILIP G·Filed 2010·Granted Aug 27, 2013·2 cites·24 claims
- 1867US7337271B2Context look ahead storage structuresIBM·Filed 2003·Granted Feb 26, 2008·10 cites·36 claims
- 1965US5790823AOperand prefetch tableIBM·Filed 1995·Granted Aug 4, 1998·47 cites·22 claims
- 2065US5634119AComputer processing unit employing a separate millicode branch history tableIBM·Filed 1995·Granted May 27, 1997·51 cites·40 claims
- 2165US5233702ACache miss facility with stored sequences for data fetchingIBM·Filed 1989·Granted Aug 3, 1993·32 cites·13 claims
- 2264US7941728B2Method and system for providing an improved store-in cacheIBM·Filed 2007·Granted May 10, 2011·2 cites·18 claims
- 2362US7676663B2Method, system and program product for pipelined processor having a branch target buffer (BTB) table with a recent entry queue in parallel with the BTB tableIBM·Filed 2004·Granted Mar 9, 2010·9 cites·30 claims
- 2461US5636364AMethod for enabling concurrent misses in a cache memoryIBM·Filed 1994·Granted Jun 3, 1997·34 cites·15 claims
- 2550US10338923B2Branch prediction path wrong guess instructionEMMA PHILIP G·Filed 2009·Granted Jul 2, 2019·0 cites·9 claims
- 2647US7711904B2System, method and computer program product for executing a cache replacement algorithmIBM·Filed 2007·Granted May 4, 2010·0 cites·20 claims
- 2746US2008215816A1Apparatus and method for filtering unused sub-blocks in cache memoriesEMMA PHILIP GEORGE·Filed 2008·Application pending·0 cites
- 2845US8826095B2Method and system for providing an improved store-in cacheEMMA PHILIP GEORGE·Filed 2011·Granted Sep 2, 2014·0 cites·14 claims
- 2944US5584002ACache remapping using synonym classesIBM·Filed 1993·Granted Dec 10, 1996·16 cites·12 claims
- 3039US2008010555A1Method and Apparatus for Measuring the Cost of a Pipeline Event and for Displaying Images Which Permit the Visualization orf Said CostEMMA PHILLIP·Filed 2006·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Thomas R. Puzak files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →