Inventor · disambiguated record
Timothy M. Skergan
Also filed as: SKERGAN TIMOTHY · SKERGAN TIMOTHY M · SKERGAN TIMOTHY MICHAEL
31 granted patents·3 pending applications·715 citations·filing 1994–2011
97Inventor score
Top patents by PatentIndex Score
34 records- 0195US6550020B1Method and system for dynamically configuring a central processing unit with multiple processing coresIBM·Filed 2000·Granted Apr 15, 2003·114 cites·27 claims
- 0289US6665828B1Globally distributed scan blocksIBM·Filed 2000·Granted Dec 16, 2003·44 cites·30 claims
- 0385US7467204B2Method for providing low-level hardware access to in-band and out-of-band firmwareIBM·Filed 2005·Granted Dec 16, 2008·14 cites·1 claims
- 0485US7400555B2Built in self test circuit for measuring total timing uncertainty in a digital data pathIBM·Filed 2003·Granted Jul 15, 2008·24 cites·29 claims
- 0584US8734006B2Calibration of an on-die thermal sensorCRAFTS JAMES M·Filed 2011·Granted May 27, 2014·14 cites·18 claims
- 0684US6539491B1Method and apparatus for implementing IEEE 1149.1 compliant boundary scanIBM·Filed 1999·Granted Mar 25, 2003·55 cites·9 claims
- 0776US7519889B1System and method to reduce LBIST manufacturing test time of integrated circuitsIBM·Filed 2008·Granted Apr 14, 2009·10 cites·4 claims
- 0876US6006311ADynamic updating of repair mask used for cache defect avoidanceIBM·Filed 1997·Granted Dec 21, 1999·74 cites·14 claims
- 0975US7856582B2Techniques for logic built-in self-test diagnostics of integrated circuit devicesIBM·Filed 2008·Granted Dec 21, 2010·9 cites·20 claims
- 1075US6654917B1Method and apparatus for scanning free-running logicIBM·Filed 2000·Granted Nov 25, 2003·18 cites·29 claims
- 1172US7418541B2Method for indirect access to a support interface for memory-mapped resources to reduce system connectivity from out-of-band support processorIBM·Filed 2005·Granted Aug 26, 2008·5 cites·1 claims
- 1271US8086925B2Method and system for LBIST testing of an electronic circuitGASS BENJAMIN ROBERT·Filed 2008·Granted Dec 27, 2011·10 cites·19 claims
- 1371US5958068ACache array defect functional bypassing using repair maskIBM·Filed 1997·Granted Sep 28, 1999·58 cites·8 claims
- 1470US8281279B2Creating scan chain definition from high-level model using high-level model simulationMALONEY WILLIAM B·Filed 2010·Granted Oct 2, 2012·4 cites·20 claims
- 1570US7073106B2Test method for guaranteeing full stuck-at-fault coverage of a memory arrayIBM·Filed 2003·Granted Jul 4, 2006·18 cites·36 claims
- 1662US6452435B1Method and apparatus for scanning and clocking chips with a high-speed free running clock in a manufacturing test environmentIBM·Filed 1999·Granted Sep 17, 2002·40 cites·10 claims
- 1761US8365006B2Preventing circumvention of function disablement in an information handling systemIBM·Filed 2010·Granted Jan 29, 2013·1 cites·24 claims
- 1861US6023746ADual associative-cache directories allowing simultaneous read operation using two buses with multiplexors, address tags, memory block control signals, single clock cycle operation and error correctionIBM·Filed 1997·Granted Feb 8, 2000·37 cites·14 claims
- 1961US5883904AMethod for recoverability via redundant cache arraysIBM·Filed 1997·Granted Mar 16, 1999·37 cites·16 claims
- 2059US7895490B2Method and system for testing an electronic circuit to identify multiple defectsIBM·Filed 2008·Granted Feb 22, 2011·4 cites·20 claims
- 2159US6748563B1Method and apparatus for testing path delays in a high-speed boundary scan implementationIBM·Filed 2000·Granted Jun 8, 2004·8 cites·17 claims
- 2258US6333653B1System and method for phase alignment of a plurality of clock pulses when starting, stopping and pulsing clocksIBM·Filed 1999·Granted Dec 25, 2001·19 cites·23 claims
- 2355US6085288ADual cache directories with respective queue independently executing its content and allowing staggered write operationsIBM·Filed 1997·Granted Jul 4, 2000·29 cites·15 claims
- 2453US7916722B2Method for indirect access to a support interface for memory-mapped resources to reduce system connectivity from out-of-band support processorIBM·Filed 2008·Granted Mar 29, 2011·0 cites·20 claims
- 2552US8090823B2Providing low-level hardware access to in-band and out-of-band firmwareFIELDS JR JAMES STEPHEN·Filed 2008·Granted Jan 3, 2012·0 cites·19 claims
- 2652US5867511AMethod for high-speed recoverable directory accessIBM·Filed 1997·Granted Feb 2, 1999·24 cites·14 claims
- 2751US7313747B2Measuring microprocessor susceptibility to internal noise generationIBM·Filed 2006·Granted Dec 25, 2007·1 cites·33 claims
- 2847US5943686AMultiple cache directories for non-arbitration concurrent accessing of a cache memoryIBM·Filed 1997·Granted Aug 24, 1999·19 cites·7 claims
- 2946US5874854AControl scheme for on-chip capacitor degatingIBM·Filed 1997·Granted Feb 23, 1999·9 cites·15 claims
- 3046US2008198699A1Method for built in self test for measuring total timing uncertainty in a digital data pathIBM·Filed 2008·Application pending·0 cites
- 3146US2008198700A1Duty cycle measurment circuit for measuring and maintaining balanced clock duty cycleIBM·Filed 2008·Application pending·0 cites
- 3238US6226345B1High speed clock having a programmable run lengthIBM·Filed 1999·Granted May 1, 2001·9 cites·25 claims
- 3335US7696979B1Method and system for manipulating a plurality of graphical pointersIBM·Filed 1994·Granted Apr 13, 2010·7 cites·20 claims
- 3430US2008224714A1System and Method of Integrated Circuit Control for in Situ Impedance MeasurementVIRUTCHAPUNT TANIT·Filed 2007·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Timothy M. Skergan files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →