Inventor · disambiguated record
Trevor Nigel Mudge
Also filed as: MUDGE TREVOR · MUDGE TREVOR N · MUDGE TREVOR NIGEL
45 granted patents·4 pending applications·599 citations·filing 1982–2024
98Inventor score
Files withADVANCED RISC MACH LTD14UNIV MICHIGAN10UNIV MICHIGAN REGENTS8SATPATHY SUDHIR KUMAR5FLAUTNER KRISZTIAN3
Top patents by PatentIndex Score
49 records- 0194US7650551B2Error detection and recovery within processing stages of an integrated circuitADVANCED RISC MACH LTD·Filed 2007·Granted Jan 19, 2010·24 cites·46 claims
- 0291US7278080B2Error detection and recovery within processing stages of an integrated circuitUNIV MICHIGAN·Filed 2003·Granted Oct 2, 2007·47 cites·42 claims
- 0391US7162661B2Systematic and random error detection and recovery within processing stages of an integrated circuitUNIV MICHIGAN·Filed 2004·Granted Jan 9, 2007·44 cites·54 claims
- 0490US7055007B2Data processor memory circuitUNIV MICHIGAN·Filed 2003·Granted May 30, 2006·49 cites·51 claims
- 0589US8335122B2Cache memory system for a data processing apparatusDRESLINSKI JR RONALD GEORGE·Filed 2008·Granted Dec 18, 2012·34 cites·41 claims
- 0687US7337356B2Systematic and random error detection and recovery within processing stages of an integrated circuitADVANCED RISC MACH LTD·Filed 2004·Granted Feb 26, 2008·40 cites·42 claims
- 0786US9514074B2Single cycle arbitration within an interconnectUNIV MICHIGAN REGENTS·Filed 2013·Granted Dec 6, 2016·10 cites·20 claims
- 0886US8255610B2Crossbar circuitry for applying a pre-selection prior to arbitration between transmission requests and method of operation of such crossbar circuitrySATPATHY SUDHIR KUMAR·Filed 2011·Granted Aug 28, 2012·8 cites·25 claims
- 0986US7260694B2Data processor memory circuitUNIV MICHIGAN·Filed 2006·Granted Aug 21, 2007·12 cites·14 claims
- 1085US7533226B2Data processor memory circuitADVANCED RISC MACH LTD·Filed 2006·Granted May 12, 2009·12 cites·56 claims
- 1185US7512820B2Performance level selection in a data processing system by combining a plurality of performance requestsADVANCED RISC MACH LTD·Filed 2006·Granted Mar 31, 2009·12 cites·60 claims
- 1285US7310755B2Data retention latch provision within integrated circuitsADVANCED RISC MACH LTD·Filed 2004·Granted Dec 18, 2007·28 cites·48 claims
- 1384US8407537B2Error recover within processing stages of an integrated circuitFLAUTNER KRISZTIAN·Filed 2010·Granted Mar 26, 2013·6 cites·45 claims
- 1484US8381155B1Vertical interconnect patterns in multi-layer integrated circuitsUNIV MICHIGAN·Filed 2011·Granted Feb 19, 2013·8 cites·26 claims
- 1584US8185786B2Error recovery within processing stages of an integrated circuitFLAUTNER KRISZTIAN·Filed 2010·Granted May 22, 2012·6 cites·43 claims
- 1684US7131015B2Performance level selection in a data processing system using a plurality of performance request calculating algorithmsUNIV MICHIGAN·Filed 2003·Granted Oct 31, 2006·31 cites·60 claims
- 1783US8549207B2Crossbar circuitry for applying an adaptive priority scheme and method of operation of such crossbar circuitrySATPATHY SUDHIR KUMAR·Filed 2010·Granted Oct 1, 2013·7 cites·31 claims
- 1882US8285936B2Cache memory with power saving stateROBERTS DAVID ANDREW·Filed 2009·Granted Oct 9, 2012·18 cites·33 claims
- 1981US6944067B2Memory system having fast and slow data reading mechanismsADVANCED RISC MACH LTD·Filed 2004·Granted Sep 13, 2005·20 cites·18 claims
- 2079US8108585B2Crossbar circuitry and method of operation of such crossbar circuitrySATPATHY SUDHIR KUMAR·Filed 2009·Granted Jan 31, 2012·10 cites·27 claims
- 2178US9164842B2Error recovery within integrated circuitADVANCED RISC MACH LTD·Filed 2013·Granted Oct 20, 2015·3 cites·14 claims
- 2278US7321942B2Performance counter for adding variable work increment value that is dependent upon clock frequencyADVANCED RISC MACH LTD·Filed 2003·Granted Jan 22, 2008·25 cites·12 claims
- 2378US7194385B2Performance level setting of a data processing systemUNIV MICHIGAN·Filed 2003·Granted Mar 20, 2007·29 cites·39 claims
- 2477US9513959B2Contention management for a hardware transactional memoryBILES STUART DAVID·Filed 2008·Granted Dec 6, 2016·11 cites·46 claims
- 2575US9448875B2Error recovery within integrated circuitADVANCED RISC MACH LTD·Filed 2013·Granted Sep 20, 2016·2 cites·14 claims
- 2673US8346832B2Random number generatorUNIV MICHIGAN·Filed 2007·Granted Jan 1, 2013·6 cites·20 claims
- 2772US10409615B2Configurable arithmetic unitUNIV MICHIGAN REGENTS·Filed 2017·Granted Sep 10, 2019·2 cites·19 claims
- 2872US4510616ADesign rule checking using serial neighborhood processorsENVIRONMENTAL RES INST·Filed 1984·Granted Apr 9, 1985·36 cites·3 claims
- 2970US8145960B2Storage of data in data stores having some faulty storage locationsMUDGE TREVOR NIGEL·Filed 2007·Granted Mar 27, 2012·5 cites·23 claims
- 3068US7701240B2Integrated circuit with error correction mechanisms to offset narrow tolerancingADVANCED RISC MACH LTD·Filed 2005·Granted Apr 20, 2010·4 cites·4 claims
- 3167US10002657B2Enhanced memory deviceUNIV MICHIGAN REGENTS·Filed 2016·Granted Jun 19, 2018·3 cites·16 claims
- 3267US8230152B2Crossbar circuitry and method of operation of such crossbar circuitrySATPATHY SUDHIR KUMAR·Filed 2009·Granted Jul 24, 2012·6 cites·32 claims
- 3367US4441207ADesign rule checking using serial neighborhood processorsENVIRONMENTAL RES INST·Filed 1982·Granted Apr 3, 1984·33 cites·10 claims
- 3466US8650470B2Error recovery within integrated circuitFLAUTNER KRISZTIAN·Filed 2010·Granted Feb 11, 2014·1 cites·51 claims
- 3566US8230277B2Storage of data in data stores having some faulty storage locationsMUDGE TREVOR NIGEL·Filed 2011·Granted Jul 24, 2012·2 cites·15 claims
- 3665US8868817B2Crossbar circuitry for applying an adaptive priority scheme and method of operation of such crossbar circuitrySATPATHY SUDHIR KUMAR·Filed 2012·Granted Oct 21, 2014·3 cites·22 claims
- 3761US12399946B1DRAM-RRAM hybrid memory system for recommendation modelsUNIV MICHIGAN REGENTS·Filed 2024·Granted Aug 26, 2025·0 cites·8 claims
- 3859US10579463B2Error recovery within integrated circuitADVANCED RISC MACH LTD·Filed 2016·Granted Mar 3, 2020·0 cites·20 claims
- 3957US10572334B2Error recovery within integrated circuitADVANCED RISC MACH LTD·Filed 2015·Granted Feb 25, 2020·0 cites·17 claims
- 4055US2025298744A1Scalable Graph-Based Approach To Accelerating Recommendation Model InferenceUNIV MICHIGAN REGENTS·Filed 2024·Application pending·0 cites
- 4154US10037295B2Apparatus and methods for generating a selection signal to perform an arbitration in a single cycle between multiple signal inputs having respective data to sendUNIV MICHIGAN REGENTS·Filed 2016·Granted Jul 31, 2018·0 cites·16 claims
- 4253US9135011B2Next branch table for use with a branch predictorMANVILLE DAVID THOMAS·Filed 2012·Granted Sep 15, 2015·2 cites·15 claims
- 4351US2009138890A1Contention management for a hardware transactional memoryADVANCED RISC MACH LTD·Filed 2008·Application pending·0 cites
- 4446US7072229B2Memory system having fast and slow data reading mechanismsUNIV MICHIGAN·Filed 2005·Granted Jul 4, 2006·0 cites·24 claims
- 4545US2015154045A1Contention management for a hardware transactional memoryADVANCED RISC MACH LTD·Filed 2015·Application pending·0 cites
- 4643US9471480B2Data processing apparatus with memory rename table for mapping memory addresses to registersUNIV MICHIGAN REGENTS·Filed 2014·Granted Oct 18, 2016·0 cites·36 claims
- 4741US2003217249A1Method and apparatus for virtual register renaming to implement an out-of-order processorUNIV MICHIGAN·Filed 2002·Application pending·0 cites
- 4836US9880843B2Data processing apparatus and method for decoding program instructions in order to generate control signals for processing circuitry of the data processing apparatusPUSDESRIS JOSEPH M·Filed 2012·Granted Jan 30, 2018·0 cites·12 claims
- 4935US10585701B2Dynamically allocating storage elements to provide registers for processing thread groupsUNIV MICHIGAN REGENTS·Filed 2017·Granted Mar 10, 2020·0 cites·21 claims
Join the waitlist — get patent alerts
Get an alert when Trevor Nigel Mudge files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →