Inventor · disambiguated record
Vani Deshpande
Also filed as: DESHPANDE VANI
11 granted patents·3 pending applications·23 citations·filing 2008–2024
84Inventor score
Top patents by PatentIndex Score
14 records- 0178US8704591B1High-voltage tolerant biasing arrangement using low-voltage devicesLSI CORP·Filed 2012·Granted Apr 22, 2014·4 cites·20 claims
- 0272US10693450B2Apparatus and method for over-voltage protectionINTEL IP CORP·Filed 2018·Granted Jun 23, 2020·2 cites·21 claims
- 0371US8482329B2High voltage input receiver with hysteresis using low voltage transistorsDESHPANDE VANI·Filed 2008·Granted Jul 9, 2013·9 cites·18 claims
- 0463US7834653B1Failsafe and tolerant driver architecture and methodLSI CORP·Filed 2009·Granted Nov 16, 2010·4 cites·20 claims
- 0561US8487691B1AC noise suppression from a bias signal in high voltage supply/low voltage deviceKUMAR PANKAJ·Filed 2012·Granted Jul 16, 2013·2 cites·13 claims
- 0654US2025385676A1Ultra-wide band ac-coupled bufferINTEL CORP·Filed 2024·Application pending·0 cites
- 0753US7800420B2Power detection system and circuit for high voltage supply and low voltage devicesLSI CORP·Filed 2008·Granted Sep 21, 2010·2 cites·20 claims
- 0848US2014176230A1High-Voltage Tolerant Biasing Arrangement Using Low-Voltage DevicesLSI CORP·Filed 2014·Application pending·0 cites
- 0946US7876132B1Floating well circuit operable in a failsafe condition and a tolerant conditionLSI CORP·Filed 2009·Granted Jan 25, 2011·0 cites·20 claims
- 1045US10128248B1Aging tolerant apparatusINTEL CORP·Filed 2017·Granted Nov 13, 2018·0 cites·20 claims
- 1145US2011102046A1Interfacing between differing voltage level requirements in an integrated circuit systemKUMAR PANKAJ·Filed 2009·Application pending·0 cites
- 1243US8130030B2Interfacing between differing voltage level requirements in an integrated circuit systemKUMAR PANKAJ·Filed 2009·Granted Mar 6, 2012·0 cites·20 claims
- 1343US8125267B2Bias voltage generation to protect input/output (IO) circuits during a failsafe operation and a tolerant operationKUMAR PANKAJ·Filed 2010·Granted Feb 28, 2012·0 cites·21 claims
- 1440US8847657B2Low power receiver for implementing a high voltage interface implemented with low voltage devicesKUMAR PANKAJ·Filed 2012·Granted Sep 30, 2014·0 cites·13 claims
Join the waitlist — get patent alerts
Get an alert when Vani Deshpande files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →