Inventor · disambiguated record
Veerapaneni Nagbhushan
Also filed as: NAGBHUSHAN VEERAPANENI
3 granted patents·65 citations·filing 2001–2004
73Inventor score
Technology areasG06F
Files withINTEL CORP3
Top patents by PatentIndex Score
3 records- 0183US6757878B2Method and apparatus for layout synthesis of regular structures using relative placementINTEL CORP·Filed 2001·Granted Jun 29, 2004·44 cites·31 claims
- 0262US7376922B2Method and apparatus for integrated circuit datapath layout using a vector editorINTEL CORP·Filed 2003·Granted May 20, 2008·11 cites·19 claims
- 0362US7350174B2Method and apparatus for layout synthesis of regular structures using relative placementINTEL CORP·Filed 2004·Granted Mar 25, 2008·10 cites·33 claims
Join the waitlist — get patent alerts
Get an alert when Veerapaneni Nagbhushan files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →