Inventor · disambiguated record

Venkata Raghava Sesha Sai Aduru

Also filed as: Sesha Sai Aduru Venkata Raghava

0 granted patents·2 pending applications·0 citations·filing 2015–2016

Technology areasG01R H04L

Files withQUALCOMM INC2

Top patents by PatentIndex Score

2 records

0133US2018019733A1Multi-level clock gate controls to address scan mode power droop and voltage bump requirementQUALCOMM INC·Filed 2016·Application pending·0 cites
0232US2017184665A1Dynamically configurable shared scan clock channel architectureQUALCOMM INC·Filed 2015·Application pending·0 cites

Join the waitlist — get patent alerts

Get an alert when Venkata Raghava Sesha Sai Aduru files or is granted a new patent.

We store only your email — no account needed. See our privacy policy.

Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →