Inventor · disambiguated record
Vidyadhara Bellippady
Also filed as: BELLIPPADY VIDYADHARA
14 granted patents·78 citations·filing 2005–2011
92Inventor score
Top patents by PatentIndex Score
14 records- 0192US7285818B2Non-volatile two-transistor programmable logic cell and array layoutACTEL CORP·Filed 2005·Granted Oct 23, 2007·17 cites·14 claims
- 0285US7538379B1Non-volatile two-transistor programmable logic cell and array layoutACTEL CORP·Filed 2005·Granted May 26, 2009·8 cites·8 claims
- 0381US7768317B1Radiation-tolerant flash-based FPGA memory cellsACTEL CORP·Filed 2008·Granted Aug 3, 2010·11 cites·27 claims
- 0480US7501681B2Non-volatile two-transistor programmable logic cell and array layoutACTEL CORP·Filed 2007·Granted Mar 10, 2009·5 cites·21 claims
- 0580US7473960B1Non-volatile two-transistor programmable logic cell and array layoutACTEL CORP·Filed 2007·Granted Jan 6, 2009·5 cites·15 claims
- 0679US7573093B1Non-volatile two-transistor programmable logic cell and array layoutACTEL CORP·Filed 2007·Granted Aug 11, 2009·5 cites·8 claims
- 0779US7538382B1Non-volatile two-transistor programmable logic cell and array layoutACTEL CORP·Filed 2007·Granted May 26, 2009·5 cites·8 claims
- 0878US7884640B2PLD providing soft wakeup logicACTEL CORP·Filed 2008·Granted Feb 8, 2011·9 cites·27 claims
- 0977US7898018B2Non-volatile two-transistor programmable logic cell and array layoutACTEL CORP·Filed 2009·Granted Mar 1, 2011·4 cites·9 claims
- 1068US7915665B2Non-volatile two-transistor programmable logic cell and array layoutACTEL CORP·Filed 2009·Granted Mar 29, 2011·2 cites·25 claims
- 1162US7956404B2Non-volatile two-transistor programmable logic cell and array layoutACTEL CORP·Filed 2009·Granted Jun 7, 2011·1 cites·12 claims
- 1257US8120955B2Array and control method for flash based FPGA cellWANG ZHIGANG·Filed 2009·Granted Feb 21, 2012·3 cites·12 claims
- 1356US7522453B1Non-volatile memory with source-side column selectACTEL CORP·Filed 2007·Granted Apr 21, 2009·3 cites·12 claims
- 1449US8258567B2Non-volatile two-transistor programmable logic cell and array layoutDHAOUI FETHI·Filed 2011·Granted Sep 4, 2012·0 cites·10 claims
Join the waitlist — get patent alerts
Get an alert when Vidyadhara Bellippady files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →