Inventor · disambiguated record
Vivek Sarda
Also filed as: SARDA VIVEK
33 granted patents·3 pending applications·226 citations·filing 2004–2025
96Inventor score
Files withSKYWORKS SOLUTIONS INC18SILICON LAB INC13INDIAN INST TECH MADRAS2TEXAS INSTRUMENTS INC2WILLINGHAM SCOTT1
Top patents by PatentIndex Score
36 records- 0198US11088819B1Secondary phase compensation assist for PLL IO delaySILICON LAB INC·Filed 2020·Granted Aug 10, 2021·28 cites·18 claims
- 0298US11088816B1Secondary phase compensation assist for PLL IO delay aligning sync signal to system clock signalSILICON LAB INC·Filed 2020·Granted Aug 10, 2021·30 cites·20 claims
- 0397US11502812B1Data protocol over clock lineSKYWORKS SOLUTIONS INC·Filed 2021·Granted Nov 15, 2022·9 cites·23 claims
- 0497US11502764B2FSYNC mismatch trackingSKYWORKS SOLUTIONS INC·Filed 2020·Granted Nov 15, 2022·6 cites·24 claims
- 0597US10511315B1Adaptive jitter and spur adjustment for clock circuitsSILICON LAB INC·Filed 2018·Granted Dec 17, 2019·23 cites·17 claims
- 0696US11290250B2Phase transport with frequency translation without a PLLSKYWORKS SOLUTIONS INC·Filed 2020·Granted Mar 29, 2022·8 cites·23 claims
- 0796US10608647B1Delay adjustment using frequency estimationSILICON LAB INC·Filed 2018·Granted Mar 31, 2020·24 cites·20 claims
- 0894US11671238B2Secondary phase compensation assist for PLL IO delaySKYWORKS SOLUTIONS INC·Filed 2021·Granted Jun 6, 2023·3 cites·16 claims
- 0994US10075173B2Digital fast lock for phase-locked loopsSILICON LAB INC·Filed 2016·Granted Sep 11, 2018·16 cites·20 claims
- 1093US11061432B2Data handoff between two clock domains sharing a fundamental beatSILICON LAB INC·Filed 2019·Granted Jul 13, 2021·13 cites·20 claims
- 1193US10908635B1Detection and management of frequency errors in a reference input clock signalSILICON LAB INC·Filed 2019·Granted Feb 2, 2021·15 cites·20 claims
- 1292US12206752B2Data protocol over clock lineSKYWORKS SOLUTIONS INC·Filed 2022·Granted Jan 21, 2025·2 cites·20 claims
- 1392US12021960B2Maintaining a virtual time of daySKYWORKS SOLUTIONS INC·Filed 2022·Granted Jun 25, 2024·2 cites·23 claims
- 1492US10520547B2Transition scan coverage for cross clock domain logicSILICON LAB INC·Filed 2017·Granted Dec 31, 2019·5 cites·20 claims
- 1591US11876607B2FSYNC mismatch trackingSKYWORKS SOLUTIONS INC·Filed 2022·Granted Jan 16, 2024·1 cites·19 claims
- 1691US11664968B2Secondary phase compensation assist for PLL IO delay aligning sync signal to system clock signalSKYWORKS SOLUTIONS INC·Filed 2021·Granted May 30, 2023·2 cites·15 claims
- 1791US10483987B1Failsafe clock product using frequency estimationSILICON LAB INC·Filed 2018·Granted Nov 19, 2019·10 cites·20 claims
- 1890US11526193B2Maintaining the correct time when counter values are transferred between clock domainsSKYWORKS SOLUTIONS INC·Filed 2019·Granted Dec 13, 2022·6 cites·20 claims
- 1989US11994896B2Maintaining the correct time when counter values are transferred between clock domainsSKYWORKS SOLUTIONS INC·Filed 2022·Granted May 28, 2024·1 cites·20 claims
- 2089US7800451B2Frequency adjustment for clock generatorSILICON LAB INC·Filed 2008·Granted Sep 21, 2010·20 cites·20 claims
- 2185US11777703B2Phase transport with frequency translation without a PLLSKYWORKS SOLUTIONS INC·Filed 2022·Granted Oct 3, 2023·1 cites·23 claims
- 2281US12244408B2FSYNC mismatch trackingSKYWORKS SOLUTIONS INC·Filed 2023·Granted Mar 4, 2025·0 cites·19 claims
- 2381US11595032B2Signal delay control using a recirculating delay loop and a phase interpolatorSKYWORKS SOLUTIONS INC·Filed 2021·Granted Feb 28, 2023·1 cites·26 claims
- 2476US2025274210A1Fsync mismatch trackingSKYWORKS SOLUTIONS INC·Filed 2025·Application pending·0 cites
- 2576US2024264624A1Maintaining the correct time when counter values are transferred between clock domainsSKYWORKS SOLUTIONS INC·Filed 2024·Application pending·0 cites
- 2675US12200091B2Secondary phase compensation assist for PLL IO delay aligning sync signal to system clock signalSKYWORKS SOLUTIONS INC·Filed 2023·Granted Jan 14, 2025·0 cites·20 claims
- 2775US12200097B2Secondary phase compensation assist for PLL IO delaySKYWORKS SOLUTIONS INC·Filed 2023·Granted Jan 14, 2025·0 cites·19 claims
- 2872US11973505B2Signal delay control using a recirculating delay loop and a phase interpolatorSKYWORKS SOLUTIONS INC·Filed 2023·Granted Apr 30, 2024·0 cites·18 claims
- 2958US11392166B2Clock skew detection and managementSILICON LAB INC·Filed 2019·Granted Jul 19, 2022·0 cites·19 claims
- 3046US12090101B2Extended wheelchair and an attachment device for the wheelchairINDIAN INST TECH MADRAS·Filed 2019·Granted Sep 17, 2024·0 cites·24 claims
- 3145US10712390B2Regulator control during scan shift and capture cyclesSILICON LAB INC·Filed 2017·Granted Jul 14, 2020·0 cites·18 claims
- 3242US7418528B2Multimode, multiline data transfer system and method of operating the sameTEXAS INSTRUMENTS INC·Filed 2004·Granted Aug 26, 2008·0 cites·22 claims
- 3341US7443937B2High resolution digital clock multiplierTEXAS INSTRUMENTS INC·Filed 2004·Granted Oct 28, 2008·0 cites·13 claims
- 3440US10270457B2High frequency synthesis and duty cycle control with interpolative dividers using a low speed interfaceSILICON LAB INC·Filed 2016·Granted Apr 23, 2019·0 cites·22 claims
- 3539US10765574B2Easy to use portable manual standing wheelchair with safety features and for outdoor useINDIAN INST TECH MADRAS·Filed 2018·Granted Sep 8, 2020·0 cites·6 claims
- 3637US2012183102A1Receiver Circuits and Systems for Receiving Medium Wave and Short Wave SignalsWILLINGHAM SCOTT·Filed 2011·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Vivek Sarda files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →