Inventor · disambiguated record
Vivekanandan Venugopal
Also filed as: VENUGOPAL VIVEKANANDAN
26 granted patents·1 pending application·47 citations·filing 2017–2023
93Inventor score
Files withAPPLE INC27
Top patents by PatentIndex Score
27 records- 0193US10187061B1Level shifting circuit with data resolution and grounded input nodesAPPLE INC·Filed 2017·Granted Jan 22, 2019·10 cites·20 claims
- 0291US11005459B1Efficient retention flop utilizing different voltage domainAPPLE INC·Filed 2019·Granted May 11, 2021·9 cites·20 claims
- 0390US11418174B2Efficient retention flop utilizing different voltage domainAPPLE INC·Filed 2021·Granted Aug 16, 2022·2 cites·20 claims
- 0489US10461747B2Low power clock gating circuitAPPLE INC·Filed 2017·Granted Oct 29, 2019·7 cites·16 claims
- 0589US10261563B1Hybrid power switchAPPLE INC·Filed 2017·Granted Apr 16, 2019·5 cites·19 claims
- 0688US10581412B1Pulsed level shifter circuitryAPPLE INC·Filed 2019·Granted Mar 3, 2020·5 cites·20 claims
- 0785US11018653B1Low voltage clock swing tolerant sequential circuits for dynamic power savingsAPPLE INC·Filed 2020·Granted May 25, 2021·2 cites·20 claims
- 0883US10742201B2Hybrid pulse/master-slave data latchAPPLE INC·Filed 2019·Granted Aug 11, 2020·3 cites·20 claims
- 0983US10270433B1Master-slave clock generation circuitAPPLE INC·Filed 2018·Granted Apr 23, 2019·2 cites·20 claims
- 1078US11132010B1Power down detection for non-destructive isolation signal generationAPPLE INC·Filed 2020·Granted Sep 28, 2021·1 cites·20 claims
- 1172US10838483B2Level shifter with isolation on both input and output domains with enable from both domainsAPPLE INC·Filed 2018·Granted Nov 17, 2020·1 cites·20 claims
- 1270US11870442B2Hybrid pulse/two-stage data latchAPPLE INC·Filed 2022·Granted Jan 9, 2024·0 cites·20 claims
- 1367US11579642B2Power down detection for non-destructive isolation signal generationAPPLE INC·Filed 2021·Granted Feb 14, 2023·0 cites·20 claims
- 1467US11424734B2Low voltage clock swing tolerant sequential circuits for dynamic power savingsAPPLE INC·Filed 2021·Granted Aug 23, 2022·0 cites·20 claims
- 1567US11303268B2Semi dynamic flop and single stage pulse flop with shadow latch and transparency on both input data edgesAPPLE INC·Filed 2021·Granted Apr 12, 2022·0 cites·20 claims
- 1665US11418173B2Hybrid pulse/two-stage data latchAPPLE INC·Filed 2020·Granted Aug 16, 2022·0 cites·20 claims
- 1762US11164611B1Level-shifting transparent window sense amplifierAPPLE INC·Filed 2020·Granted Nov 2, 2021·0 cites·20 claims
- 1860US10903824B2Pulsed level shifter circuitryAPPLE INC·Filed 2020·Granted Jan 26, 2021·0 cites·20 claims
- 1958US10732693B2Hybrid power switchAPPLE INC·Filed 2019·Granted Aug 4, 2020·0 cites·18 claims
- 2056US11139803B1Low power flip-flop with balanced clock-to-Q delayAPPLE INC·Filed 2020·Granted Oct 5, 2021·0 cites·20 claims
- 2154US11336272B2Low power single retention pin flip-flop with balloon latchAPPLE INC·Filed 2020·Granted May 17, 2022·0 cites·20 claims
- 2253US2020106424A1Semi dynamic flop and single stage pulse flop with shadow latch and transparency on both input data edgesAPPLE INC·Filed 2018·Application pending·0 cites
- 2352US11258446B2No-enable setup clock gater based on pulseAPPLE INC·Filed 2020·Granted Feb 22, 2022·0 cites·17 claims
- 2450US10734040B1Level-shifting transparent window sense amplifierAPPLE INC·Filed 2019·Granted Aug 4, 2020·0 cites·20 claims
- 2548US10491197B2Flop circuit with integrated clock gating circuitAPPLE INC·Filed 2017·Granted Nov 26, 2019·0 cites·17 claims
- 2647US11496120B2Flip-flop circuit with glitch protectionAPPLE INC·Filed 2021·Granted Nov 8, 2022·0 cites·20 claims
- 2740US12334146B1Power loss reduction in data storage arraysAPPLE INC·Filed 2023·Granted Jun 17, 2025·0 cites·20 claims
Join the waitlist — get patent alerts
Get an alert when Vivekanandan Venugopal files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →