Inventor · disambiguated record
Wayne M. Barrett
Also filed as: BARRETT WAYNE · BARRETT WAYNE M · BARRETT WAYNE MELVIN
25 granted patents·8 pending applications·111 citations·filing 1994–2021
95Inventor score
Top patents by PatentIndex Score
33 records- 0187US10552351B2Techniques for issuing interrupts in a data processing system with multiple scopesIBM·Filed 2019·Granted Feb 4, 2020·3 cites·20 claims
- 0287US10423550B2Managing efficient selection of a particular processor thread for handling an interruptIBM·Filed 2017·Granted Sep 24, 2019·4 cites·20 claims
- 0387US8275922B2Implementing serial link training patterns separated by random data for training a serial link in an interconnect systemBARRETT WAYNE MELVIN·Filed 2010·Granted Sep 25, 2012·13 cites·24 claims
- 0482US12020066B2Asynchronous completion notification in a multi-core data processing systemIBM·Filed 2021·Granted Jun 25, 2024·1 cites·20 claims
- 0573US7890708B2Prioritization of out-of-order data transfers on shared data busIBM·Filed 2008·Granted Feb 15, 2011·5 cites·17 claims
- 0672US7418068B2Data capture technique for high speed signalingIBM·Filed 2002·Granted Aug 26, 2008·18 cites·10 claims
- 0771US7536514B2Early return indication for read exclusive requests in shared memory architectureIBM·Filed 2005·Granted May 19, 2009·5 cites·8 claims
- 0870US8103930B2Apparatus for implementing processor bus speculative data completionBARRETT WAYNE MELVIN·Filed 2008·Granted Jan 24, 2012·4 cites·5 claims
- 0969US7761669B2Memory controller granular read queue dynamic optimization of command selectionIBM·Filed 2007·Granted Jul 20, 2010·5 cites·7 claims
- 1068US7426672B2Method for implementing processor bus speculative data completionIBM·Filed 2005·Granted Sep 16, 2008·3 cites·9 claims
- 1165US8823558B2Disparity reduction for high speed serial linksBARRETT WAYNE M·Filed 2012·Granted Sep 2, 2014·3 cites·14 claims
- 1264US7454543B2Early high speed serializer-deserializer (HSS)internal receive (Rx) interface for data sampling clock signals on parallel busIBM·Filed 2006·Granted Nov 18, 2008·2 cites·5 claims
- 1364US7392353B2Prioritization of out-of-order data transfers on shared data busIBM·Filed 2004·Granted Jun 24, 2008·8 cites·11 claims
- 1462US7817585B2Data capture technique for high speed signalingIBM·Filed 2008·Granted Oct 19, 2010·2 cites·8 claims
- 1560US10565140B2Techniques for issuing interrupts in a data processing system with multiple scopesIBM·Filed 2017·Granted Feb 18, 2020·0 cites·6 claims
- 1660US8804960B2Implementing known scrambling relationship among multiple serial linksBARRETT WAYNE MELVIN·Filed 2010·Granted Aug 12, 2014·1 cites·11 claims
- 1759US11074205B2Managing efficient selection of a particular processor thread for handling an interruptIBM·Filed 2019·Granted Jul 27, 2021·0 cites·14 claims
- 1859US10210112B2Techniques for issuing interrupts in a data processing system with multiple scopesIBM·Filed 2017·Granted Feb 19, 2019·0 cites·11 claims
- 1956US5584033AApparatus and method for burst data transfer employing a pause at fixed data intervalsIBM·Filed 1994·Granted Dec 10, 1996·28 cites·30 claims
- 2055US8010682B2Early coherency indication for return data in shared memory architectureIBM·Filed 2004·Granted Aug 30, 2011·4 cites·17 claims
- 2153US11645215B2Efficient selection of a particular processor thread for handling an interruptIBM·Filed 2021·Granted May 9, 2023·0 cites·20 claims
- 2253US9007240B2Disparity reduction for high speed serial linksIBM·Filed 2013·Granted Apr 14, 2015·0 cites·7 claims
- 2353US2008247496A1Early HSS Rx Data SamplingIBM·Filed 2008·Application pending·0 cites
- 2451US8099562B2Scalable interface for a memory arrayBARRETT WAYNE M·Filed 2008·Granted Jan 17, 2012·0 cites·16 claims
- 2546US2009271532A1Early header CRC in data response packets with variable gap countALLISON BRIAN D·Filed 2008·Application pending·0 cites
- 2646US2006129726A1Methods and apparatus for processing a commandIBM·Filed 2004·Application pending·0 cites
- 2745US2008244189A1Method, Apparatus, System and Program Product Supporting Directory-Assisted Speculative Snoop Probe With Concurrent Memory AccessALLISON BRIAN D·Filed 2007·Application pending·0 cites
- 2845US2009268736A1Early header CRC in data response packets with variable gap countALLISON BRIAN D·Filed 2008·Application pending·0 cites
- 2945US2009268727A1Early header CRC in data response packets with variable gap countALLISON BRIAN D·Filed 2008·Application pending·0 cites
- 3044US2009271578A1Reducing Memory Fetch Latency Using Next Fetch HintBARRETT WAYNE M·Filed 2008·Application pending·0 cites
- 3144US2009019238A1Memory Controller Read Queue Dynamic Optimization of Command SelectionALLISON BRIAN DAVID·Filed 2007·Application pending·0 cites
- 3242US7735032B2Early HSS Rx data samplingIBM·Filed 2007·Granted Jun 8, 2010·0 cites·4 claims
- 3330US6185646B1Method and apparatus for transferring data on a synchronous multi-dropIBM·Filed 1997·Granted Feb 6, 2001·2 cites·10 claims
Join the waitlist — get patent alerts
Get an alert when Wayne M. Barrett files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →