Inventor · disambiguated record
William J. Starke
Also filed as: STARKE WILLIAM · STARKE WILLIAM J · STARKE WILLIAM JOHN
311 granted patents·20 pending applications·3,920 citations·filing 1994–2022
99Inventor score
Top patents by PatentIndex Score
331 records- 0197US6009261APreprocessing of stored target routines for emulating incompatible instructions on a target processorIBM·Filed 1997·Granted Dec 28, 1999·536 cites·47 claims
- 0297US5560013AMethod of using a target processor to execute programs of a source architecture that uses multiple address spacesIBM·Filed 1994·Granted Sep 24, 1996·314 cites·12 claims
- 0396US10067713B2Efficient enforcement of barriers with respect to memory move sequencesIBM·Filed 2016·Granted Sep 4, 2018·17 cites·19 claims
- 0496US7469318B2System bus structure for large L2 cache array topology with different latency domainsIBM·Filed 2005·Granted Dec 23, 2008·46 cites·6 claims
- 0595US10761995B2Integrated circuit and data processing system having a configurable cache directory for an acceleratorIBM·Filed 2019·Granted Sep 1, 2020·11 cites·20 claims
- 0695US9342387B1Hardware-assisted interthread push communicationIBM·Filed 2015·Granted May 17, 2016·13 cites·6 claims
- 0795US7305522B2Victim cache using direct interventionIBM·Filed 2005·Granted Dec 4, 2007·40 cites·1 claims
- 0894US7584329B2Data processing system and method for efficient communication utilizing an Ig coherency stateIBM·Filed 2005·Granted Sep 1, 2009·36 cites·21 claims
- 0994US7305523B2Cache memory direct interventionIBM·Filed 2005·Granted Dec 4, 2007·38 cites·1 claims
- 1093US9886350B2Tracking modifications to a virtual machine image that occur during backup of the virtual machineIBM·Filed 2016·Granted Feb 6, 2018·7 cites·5 claims
- 1193US7389388B2Data processing system and method for efficient communication utilizing an in coherency stateIBM·Filed 2005·Granted Jun 17, 2008·29 cites·8 claims
- 1292US9727489B1Counter-based victim selection in a cache memoryIBM·Filed 2016·Granted Aug 8, 2017·8 cites·18 claims
- 1392US9286148B1Hardware-assisted interthread push communicationIBM·Filed 2014·Granted Mar 15, 2016·13 cites·13 claims
- 1492US7827354B2Victim cache using direct interventionIBM·Filed 2007·Granted Nov 2, 2010·23 cites·9 claims
- 1592US7447845B2Data processing system, processor and method of data processing in which local memory access requests are serviced by state machines with differing functionalityIBM·Filed 2006·Granted Nov 4, 2008·29 cites·18 claims
- 1692US5577231AStorage access authorization controls in a computer system using dynamic translation of large addressesIBM·Filed 1994·Granted Nov 19, 1996·176 cites·20 claims
- 1791US11580058B1Hierarchical ring-based interconnection network for symmetric multiprocessorsIBM·Filed 2021·Granted Feb 14, 2023·2 cites·25 claims
- 1891US8935513B2Processor performance improvement for instruction sequences that include barrier instructionsGUTHRIE GUY L·Filed 2012·Granted Jan 13, 2015·14 cites·13 claims
- 1991US8412888B2Cache-based speculation of stores following synchronizing operationsGUTHRIE GUY L·Filed 2011·Granted Apr 2, 2013·13 cites·11 claims
- 2091US7069494B2Application of special ECC matrix for solving stuck bit faults in an ECC protected mechanismIBM·Filed 2003·Granted Jun 27, 2006·48 cites·15 claims
- 2191US6643763B1Register pipe for multi-processing engine environmentIBM·Filed 2000·Granted Nov 4, 2003·73 cites·61 claims
- 2290US9727488B1Counter-based victim selection in a cache memoryIBM·Filed 2016·Granted Aug 8, 2017·7 cites·18 claims
- 2390US8140771B2Partial cache line storage-modifying operation based upon a hintARIMILLI RAVI K·Filed 2008·Granted Mar 20, 2012·19 cites·12 claims
- 2490US7536513B2Data processing system, cache system and method for issuing a request on an interconnect fabric without reference to a lower level cache based upon a tagged cache stateIBM·Filed 2005·Granted May 19, 2009·23 cites·18 claims
- 2589US8683140B2Cache-based speculation of stores following synchronizing operationsGUTHRIE GUY L·Filed 2012·Granted Mar 25, 2014·10 cites·8 claims
- 2688US10296741B2Secure memory implementation for secure execution of virtual machinesIBM·Filed 2017·Granted May 21, 2019·4 cites·8 claims
- 2788US10216653B2Pre-transmission data reordering for a serial interfaceIBM·Filed 2017·Granted Feb 26, 2019·5 cites·19 claims
- 2888US9880905B2Tracking modifications to a virtual machine image that occur during backup of the virtual machineIBM·Filed 2014·Granted Jan 30, 2018·7 cites·10 claims
- 2988US7444494B2Data processing system and method for predictively selecting a scope of broadcast of an operation utilizing a history-based predictionIBM·Filed 2005·Granted Oct 28, 2008·14 cites·6 claims
- 3088US6694427B1Method system and apparatus for instruction tracing with out of order processorsIBM·Filed 2000·Granted Feb 17, 2004·56 cites·30 claims
- 3187US10423550B2Managing efficient selection of a particular processor thread for handling an interruptIBM·Filed 2017·Granted Sep 24, 2019·4 cites·20 claims
- 3287US9501411B2Cache backing store for transactional memoryIBM·Filed 2014·Granted Nov 22, 2016·8 cites·12 claims
- 3387US9355035B2Dynamic write priority based on virtual write queue high water mark for set associative cache using cache cleaner when modified sets exceed thresholdGLOBALFOUNDRIES INC·Filed 2013·Granted May 31, 2016·8 cites·20 claims
- 3487US9058260B2Transient condition management utilizing a posted error detection processing protocolIBM·Filed 2013·Granted Jun 16, 2015·8 cites·10 claims
- 3587US8347036B2Empirically based dynamic control of transmission of victim cache lateral castoutsIBM·Filed 2009·Granted Jan 1, 2013·18 cites·44 claims
- 3687US7272773B2Cache directory array recovery mechanism to support special ECC stuck bit matrixIBM·Filed 2003·Granted Sep 18, 2007·46 cites·13 claims
- 3787US6996679B2Cache allocation mechanism for saving multiple elected unworthy members via substitute victimization and imputed worthiness of multiple substitute victim membersIBM·Filed 2003·Granted Feb 7, 2006·46 cites·22 claims
- 3886US9047221B2Virtual machines failoverIBM·Filed 2013·Granted Jun 2, 2015·7 cites·12 claims
- 3986US7818511B2Reducing number of rejected snoop requests by extending time to respond to snoop requestIBM·Filed 2007·Granted Oct 19, 2010·12 cites·13 claims
- 4086US7454577B2Data processing system and method for efficient communication utilizing an Tn and Ten coherency statesIBM·Filed 2005·Granted Nov 18, 2008·14 cites·14 claims
- 4186US7284102B2System and method of re-ordering store operations within a processorIBM·Filed 2005·Granted Oct 16, 2007·15 cites·20 claims
- 4286US6785774B2High performance symmetric multiprocessing systems via super-coherent data mechanismsIBM·Filed 2001·Granted Aug 31, 2004·44 cites·32 claims
- 4386US6704844B2Dynamic hardware and software performance optimizations for super-coherent SMP systemsIBM·Filed 2001·Granted Mar 9, 2004·44 cites·20 claims
- 4485US9792147B2Transactional storage accesses supporting differing priority levelsIBM·Filed 2015·Granted Oct 17, 2017·4 cites·16 claims
- 4585US8930629B2Data cache block deallocate requests in a multi-level cache hierarchyIBM·Filed 2012·Granted Jan 6, 2015·7 cites·9 claims
- 4685US8521982B2Load request scheduling in a cache hierarchyCARGNONI ROBERT A·Filed 2009·Granted Aug 27, 2013·26 cites·8 claims
- 4785US8484307B2Host fabric interface (HFI) to perform global shared memory (GSM) operationsARIMILLI LAKSHMINARAYANA B·Filed 2008·Granted Jul 9, 2013·15 cites·11 claims
- 4885US7228385B2Processor, data processing system and method for synchronizing access to data in shared memoryIBM·Filed 2004·Granted Jun 5, 2007·39 cites·16 claims
- 4985US7047320B2Data processing system providing hardware acceleration of input/output (I/O) communicationIBM·Filed 2003·Granted May 16, 2006·40 cites·23 claims
- 5084US9575825B2Push instruction for pushing a message payload from a sending thread to a receiving threadIBM·Filed 2014·Granted Feb 21, 2017·6 cites·10 claims
Showing the top 50 of 331 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when William J. Starke files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →