Inventor · disambiguated record
Wladyslaw Olesinski
Also filed as: OLESINSKI WLADYSLAW
18 granted patents·2 pending applications·229 citations·filing 2002–2012
93Inventor score
Top patents by PatentIndex Score
20 records- 0194US7490189B2Multi-chip switch based on proximity communicationSUN MICROSYSTEMS INC·Filed 2006·Granted Feb 10, 2009·42 cites·21 claims
- 0293US7782793B2Statistical trace-based methods for real-time traffic classificationALCATEL LUCENT·Filed 2005·Granted Aug 24, 2010·39 cites·32 claims
- 0391US7616573B2Fair WRED for TCP UDP traffic mixALCATEL LUCENT·Filed 2004·Granted Nov 10, 2009·88 cites·23 claims
- 0486US7639037B1Method and system for sizing flow control buffersSUN MICROSYSTEMS INC·Filed 2008·Granted Dec 29, 2009·13 cites·20 claims
- 0582US8385358B2Simple low-jitter schedulerORACLE INT CORP·Filed 2010·Granted Feb 26, 2013·7 cites·20 claims
- 0679US7925816B2Architecture for an output buffered switch with input groupsORACLE AMERICA INC·Filed 2007·Granted Apr 12, 2011·8 cites·18 claims
- 0775US7570649B2Forwarding state sharing between multiple traffic paths in a communication networkALCATEL LUCENT·Filed 2005·Granted Aug 4, 2009·11 cites·19 claims
- 0869US8670454B2Dynamic assignment of data to switch-ingress buffersOLESINSKI WLADYSLAW·Filed 2009·Granted Mar 11, 2014·4 cites·16 claims
- 0966US8547984B2Weighted differential schedulerEBERLE HANS·Filed 2011·Granted Oct 1, 2013·2 cites·20 claims
- 1066US8145823B2Parallel wrapped wave-front arbiterOLESINSKI WLADYSLAW·Filed 2007·Granted Mar 27, 2012·3 cites·24 claims
- 1163US8006025B2Architecture for an output buffered switch with input groupsORACLE AMERICA INC·Filed 2011·Granted Aug 23, 2011·1 cites·15 claims
- 1263US7596789B2Method and apparatus for scheduling and servicing events using a calendar structureALCATEL LUCENT CANADA INC·Filed 2002·Granted Sep 29, 2009·9 cites·36 claims
- 1357US8189578B2Simple fairness protocols for daisy chain interconnectsOLESINSKI WLADYSLAW·Filed 2009·Granted May 29, 2012·1 cites·16 claims
- 1454US7912068B2Low-latency scheduling in large switchesORACLE AMERICA INC·Filed 2008·Granted Mar 22, 2011·1 cites·20 claims
- 1549US8532102B2Simple fairness protocols for daisy chain interconnectsOLESINSKI WLADYSLAW·Filed 2012·Granted Sep 10, 2013·0 cites·5 claims
- 1648US8483216B2Simple fairness protocols for daisy chain interconnectsOLESINSKI WLADYSLAW·Filed 2012·Granted Jul 9, 2013·0 cites·13 claims
- 1746US7965705B2Fast and fair arbitration on a data linkORACLE AMERICA INC·Filed 2009·Granted Jun 21, 2011·0 cites·20 claims
- 1846US2006098673A1Input queue packet switch architecture and queue service disciplineCIT ALCATEL·Filed 2004·Application pending·0 cites
- 1943US2004179479A1Determination of average queue depth for RED (random early packet discard)CIT ALCATEL·Filed 2003·Application pending·0 cites
- 2039US8542691B2Classes of service for network on chipsEBERLE HANS·Filed 2011·Granted Sep 24, 2013·0 cites·20 claims
Join the waitlist — get patent alerts
Get an alert when Wladyslaw Olesinski files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →