Inventor · disambiguated record
Xavier Loic Leloup
Also filed as: LELOUP XAVIER · LELOUP XAVIER LOIC
5 granted patents·2 pending applications·49 citations·filing 2012–2024
72Inventor score
Top patents by PatentIndex Score
7 records- 0191US8793644B2Display and automatic improvement of timing and area in a network-on-chipMICHEL DANIEL·Filed 2012·Granted Jul 29, 2014·47 cites·13 claims
- 0281US11662765B1System for providing a low latency and fast switched cascaded dual phased lock loop (PLL) architecture for die-to-die / system-on-chip (SoC) interfacesQUALCOMM INC·Filed 2022·Granted May 30, 2023·1 cites·30 claims
- 0377US11295803B2Memory with dynamic voltage scalingQUALCOMM INC·Filed 2020·Granted Apr 5, 2022·1 cites·42 claims
- 0456US11372717B2Memory with system ECCQUALCOMM INC·Filed 2020·Granted Jun 28, 2022·0 cites·63 claims
- 0553US2025348235A1Slice-based memory channel power controlQUALCOMM INC·Filed 2024·Application pending·0 cites
- 0651US9098658B2Display and automatic improvement of timing and area in a network-on-chipQUALCOMM TECHNOLOGIES INC·Filed 2013·Granted Aug 4, 2015·0 cites·14 claims
- 0747US2025094264A1System Cache Path To Enable Path-To-DDR Infrastructure Scan Dump During Device CrashesQUALCOMM INC·Filed 2023·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Xavier Loic Leloup files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →