Inventor · disambiguated record
Ya-Chi Chou
Also filed as: CHOU YA-CHI
13 granted patents·6 pending applications·37 citations·filing 2013–2025
88Inventor score
Files withTAIWAN SEMICONDUCTOR MFG CO LTD19
Top patents by PatentIndex Score
19 records- 0194US11004855B2Buried metal track and methods forming sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2019·Granted May 11, 2021·7 cites·20 claims
- 0293US10446555B2Buried metal track and methods forming sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2017·Granted Oct 15, 2019·7 cites·20 claims
- 0391US10734321B2Integrated circuit and method of manufacturing sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2018·Granted Aug 4, 2020·6 cites·20 claims
- 0491US10553575B2Semiconductor device having engineering change order (ECO) cells and method of usingTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2017·Granted Feb 4, 2020·7 cites·20 claims
- 0588US10268796B2Method and system for pin layoutTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2017·Granted Apr 23, 2019·5 cites·20 claims
- 0683US2025331296A1Integrated circuit having fins crossing cell boundaryTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2025·Application pending·0 cites
- 0783US2024371868A1Buried metal track and methods forming sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2024·Application pending·0 cites
- 0881US2025285980A1Integrated circuit and method of manufacturing sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2025·Application pending·0 cites
- 0978US9831230B2Standard cell layout, semiconductor device having engineering change order (ECO) cells and methodTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2013·Granted Nov 28, 2017·4 cites·18 claims
- 1077US2025021736A1Dummy cells placed adjacent functional blocksTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2024·Application pending·0 cites
- 1174US12426357B2Integrated circuit having fins crossing cell boundaryTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2022·Granted Sep 23, 2025·0 cites·20 claims
- 1274US10796060B2Method and system for pin layoutTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2019·Granted Oct 6, 2020·1 cites·20 claims
- 1373US12125850B2Buried metal track and methods forming sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2021·Granted Oct 22, 2024·0 cites·20 claims
- 1470US12299371B2Dummy cells placed adjacent functional blocksTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2022·Granted May 13, 2025·0 cites·20 claims
- 1568US11508661B2Integrated circuit and method of manufacturing sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2020·Granted Nov 22, 2022·0 cites·20 claims
- 1667US11935888B2Integrated circuit having fins crossing cell boundaryTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2020·Granted Mar 19, 2024·0 cites·20 claims
- 1760US2025248018A1Multi-bit device, layout, and methodTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2024·Application pending·0 cites
- 1857US12341103B2Integrated circuit and method of manufacturing sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2022·Granted Jun 24, 2025·0 cites·20 claims
- 1956US2023369320A1Leakage current reduction for continuous active regionsTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2023·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Ya-Chi Chou files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →