Inventor · disambiguated record
Yasunobu Torii
Also filed as: TORII YASUNOBU
10 granted patents·3 pending applications·4 citations·filing 2010–2024
80Inventor score
Top patents by PatentIndex Score
13 records- 0182US12339315B2Probe position monitoring structure and method of monitoring position of probeUNITED SEMICONDUCTOR JAPAN CO LTD·Filed 2024·Granted Jun 24, 2025·0 cites·17 claims
- 0278US11994556B2Probe position monitoring structure and method of monitoring position of probeUNITED SEMICONDUCTOR JAPAN CO LTD·Filed 2023·Granted May 28, 2024·0 cites·18 claims
- 0376US8778786B1Method for substrate preservation during transistor fabricationSCUDDER LANCE·Filed 2012·Granted Jul 15, 2014·4 cites·19 claims
- 0469US11714123B2Probe position monitoring structure and method of monitoring position of probeUNITED SEMICONDUCTOR JAPAN CO LTD·Filed 2020·Granted Aug 1, 2023·0 cites·12 claims
- 0556US10192866B2Semiconductor device and manufacturing method of semiconductor deviceFUJITSU SEMICONDUCTOR LTD·Filed 2017·Granted Jan 29, 2019·0 cites·7 claims
- 0655US9147744B2Semiconductor device and manufacturing method of semiconductor deviceFUJITSU SEMICONDUCTOR LTD·Filed 2013·Granted Sep 29, 2015·0 cites·10 claims
- 0752US9691767B2Semiconductor device and manufacturing method of semiconductor deviceFUJITSU SEMICONDUCTOR LTD·Filed 2015·Granted Jun 27, 2017·0 cites·3 claims
- 0849US9524899B2Semiconductor device having multiple wells for low- and high-voltage CMOS transistorsFUJITSU SEMICONDUCTOR LTD·Filed 2014·Granted Dec 20, 2016·0 cites·11 claims
- 0948US2014091397A1Semiconductor integrated circuit device and method of manufacturing thereofFUJITSU SEMICONDUCTOR LTD·Filed 2013·Application pending·0 cites
- 1048US2016218103A1Semiconductor integrated circuit device and method of manufacturing thereofFUJITSU SEMICONDUCTOR LTD·Filed 2016·Application pending·0 cites
- 1146US8723237B2Method for designing a semiconductor device including stress filmsFUJITSU SEMICONDUCTOR LTD·Filed 2013·Granted May 13, 2014·0 cites·6 claims
- 1244US2017062283A1Semiconductor device and manufacturing method thereofFUJITSU SEMICONDUCTOR LTD·Filed 2016·Application pending·0 cites
- 1335US8778752B2Method for designing a semiconductor device including stress filmsTORII YASUNOBU·Filed 2010·Granted Jul 15, 2014·0 cites·13 claims
Join the waitlist — get patent alerts
Get an alert when Yasunobu Torii files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →