Inventor · disambiguated record
Yi-Hsu Wu
Also filed as: WU YI-HSU
5 granted patents·73 citations·filing 2001–2004
80Inventor score
Technology areasH10D
Files withTAIWAN SEMICONDUCTOR MFG5
Top patents by PatentIndex Score
5 records- 0187US6444511B1CMOS output circuit with enhanced ESD protection using drain side implantationTAIWAN SEMICONDUCTOR MFG·Filed 2001·Granted Sep 3, 2002·43 cites·12 claims
- 0275US6653709B2CMOS output circuit with enhanced ESD protection using drain side implantationTAIWAN SEMICONDUCTOR MFG·Filed 2002·Granted Nov 25, 2003·19 cites·13 claims
- 0363US6730968B1Whole chip ESD protectionTAIWAN SEMICONDUCTOR MFG·Filed 2002·Granted May 4, 2004·8 cites·12 claims
- 0447US7078772B2Whole chip ESD protectionTAIWAN SEMICONDUCTOR MFG·Filed 2004·Granted Jul 18, 2006·2 cites·12 claims
- 0543US6879203B2Whole chip ESD protectionTAIWAN SEMICONDUCTOR MFG·Filed 2004·Granted Apr 12, 2005·1 cites·2 claims
Join the waitlist — get patent alerts
Get an alert when Yi-Hsu Wu files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →