Inventor · disambiguated record
Yoshio Mizukane
Also filed as: MIZUKANE YOSHIO
10 granted patents·3 pending applications·19 citations·filing 2009–2025
82Inventor score
Top patents by PatentIndex Score
13 records- 0187US8270228B2Semiconductor device having nonvolatile memory element and data processing system including the sameMIZUKANE YOSHIO·Filed 2010·Granted Sep 18, 2012·14 cites·20 claims
- 0264US2024428841A1Apparatuses and methods for partial array self refresh maskingMICRON TECHNOLOGY INC·Filed 2024·Application pending·0 cites
- 0363US2025166673A1Apparatuses and methods of memory access controlMICRON TECHNOLOGY INC·Filed 2025·Application pending·0 cites
- 0462US12106792B2Apparatuses and methods for partial array self refresh maskingMICRON TECHNOLOGY INC·Filed 2022·Granted Oct 1, 2024·0 cites·13 claims
- 0562US8274843B2Semiconductor device having nonvolatile memory element and data processing system including the sameMIZUKANE YOSHIO·Filed 2010·Granted Sep 25, 2012·3 cites·19 claims
- 0657US12224037B2Apparatuses and methods of memory access control with section predecoding and section selectionMICRON TECHNOLOGY INC·Filed 2022·Granted Feb 11, 2025·0 cites·19 claims
- 0756US8837242B2Semiconductor device and method including redundant bit line provided to replace defective bit lineRIHO YOSHIRO·Filed 2014·Granted Sep 16, 2014·1 cites·17 claims
- 0855US2025103226A1Apparatuses and methods for refresh management entry timingMICRON TECHNOLOGY INC·Filed 2024·Application pending·0 cites
- 0950US8144524B2Semiconductor device and semiconductor package including the sameMIZUKANE YOSHIO·Filed 2010·Granted Mar 27, 2012·1 cites·17 claims
- 1048US8618853B2Device including a clock generation circuit and a method of generating a clock signalELPIDA MEMORY INC·Filed 2013·Granted Dec 31, 2013·0 cites·20 claims
- 1143US8004325B2Semiconductor device having controlled DLL start-up periodELPIDA MEMORY INC·Filed 2009·Granted Aug 23, 2011·0 cites·23 claims
- 1242US8638625B2Semiconductor device having redundant bit line provided to replace defective bit lineRIHO YOSHIRO·Filed 2012·Granted Jan 28, 2014·0 cites·14 claims
- 1342US8493110B2Device including a clock generation circuit and a method of generating a clock signalMIZUKANE YOSHIO·Filed 2011·Granted Jul 23, 2013·0 cites·18 claims
Join the waitlist — get patent alerts
Get an alert when Yoshio Mizukane files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →