Inventor · disambiguated record
Yoshita Yerramilli
Also filed as: YERRAMILLI YOSHITA
6 granted patents·91 citations·filing 2006–2009
84Inventor score
Files withLATTICE SEMICONDUCTOR CORP6
Top patents by PatentIndex Score
6 records- 0192US7702100B2Key generation for advanced encryption standard (AES) Decryption and the likeLATTICE SEMICONDUCTOR CORP·Filed 2006·Granted Apr 20, 2010·35 cites·19 claims
- 0287US7623378B1Selective programming of non-volatile memory facilitated by security fusesLATTICE SEMICONDUCTOR CORP·Filed 2006·Granted Nov 24, 2009·22 cites·16 claims
- 0382US7411417B1Selective loading of configuration data into configuration memory cellsLATTICE SEMICONDUCTOR CORP·Filed 2006·Granted Aug 12, 2008·10 cites·23 claims
- 0481US7944765B1Programmable logic device with built in self testLATTICE SEMICONDUCTOR CORP·Filed 2009·Granted May 17, 2011·11 cites·13 claims
- 0580US7630259B1Programmable logic device with built in self testLATTICE SEMICONDUCTOR CORP·Filed 2007·Granted Dec 8, 2009·11 cites·18 claims
- 0657US7579865B1Selective loading of configuration data into configuration memory cellsLATTICE SEMICONDUCTOR CORP·Filed 2008·Granted Aug 25, 2009·2 cites·20 claims
Join the waitlist — get patent alerts
Get an alert when Yoshita Yerramilli files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →