Inventor · name-matched record
IYER MAHESH A
0 granted patents·7 pending applications·0 citations·filing 2025–2025
This identity is grouped by exact name match (no disambiguated inventor record was available for these filings) — it may combine same-named inventors.
Top patents by PatentIndex Score
7 records- 0185US2026064185A1Workload-dependent integrated circuit operation based on power headroomALTERA CORP·Filed 2025·Application pending·0 cites
- 0282US2026003387A1Controlled Transition Between Configuration Mode and User to Reduce Current-Resistance Voltage DropALTERA CORP·Filed 2025·Application pending·0 cites
- 0375US2026057260A1Systems and Methods for a Cross-Referencing System for FPGA Documentation, Design Reports, Source Code, and Chat HistoryKOTIYAL SAURABH·Filed 2025·Application pending·0 cites
- 0473US2026057161A1Systems and Methods for a Recursive Document Splitting and Chunking System for FPGA Documentation and Tool ReportsKOTIYAL SAURABH·Filed 2025·Application pending·0 cites
- 0573US2026056961A1Systems and Methods for a Dynamic Scoping System for FPGA Design Tools and Output FilesKOTIYAL SAURABH·Filed 2025·Application pending·0 cites
- 0673US2026057184A1Systems and Methods for a Context-Aware Retrieval System for FPGA Design Implementation and Closure ProcessesKOTIYAL SAURABH·Filed 2025·Application pending·0 cites
- 0773US2026057162A1Systems and Methods for a Model Context Protocol (MCP) Based Agent System for FPGA Design ToolsKOTIYAL SAURABH·Filed 2025·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when IYER MAHESH A files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: exact name match across USPTO filings. How scoring works →