P
US10317512B2ActiveUtilityPatentIndex 82

RF system with an RFIC and antenna system

Assignee: INFINEON TECHNOLOGIES AGPriority: Dec 23, 2014Filed: Nov 30, 2015Granted: Jun 11, 2019
Est. expiryDec 23, 2034(~8.5 yrs left)· nominal 20-yr term from priority
Inventors:TROTTA SAVERIOBAHETI ASHUTOSHNASR ISMAILHUYNH NGOC-HOANIESSNER MARTIN RICHARD
H10W 90/724H10W 90/00H10W 72/241H10W 70/63H10W 44/248H10W 44/20G01S 2013/0245H01Q 9/0407H01Q 1/2225G01S 13/87H01Q 19/30G01S 13/931G01S 7/006G01S 13/343G01S 7/354H01Q 23/00G01S 7/032G01S 13/584G01S 13/003G01S 7/038H01L 2924/15311H01L 23/66H01L 2223/6677H01L 2924/19105H01L 2924/15192H01L 2224/16227H01L 2224/12105
82
PatentIndex Score
9
Cited by
80
References
26
Claims

Abstract

In accordance with an embodiment, a packaged radio frequency (RF) circuit includes a radio frequency integrated circuit (RFIC) disposed on a substrate that has plurality of receiver circuits coupled to receive ports at a first edge of the RFIC, and a first transmit circuit coupled to a first transmit port at a second edge of the RFIC. The packaged RF circuit also includes a receive antenna system disposed on the package substrate adjacent to the first edge of the RFIC and a first transmit antenna disposed on the package substrate adjacent to the second edge of the RFIC and electrically coupled to the first transmit port of the RFIC. The receive antenna system includes a plurality of receive antenna elements that are each electrically coupled to a corresponding receive port.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
       1. A packaged radio frequency (RF) circuit comprising:
 a radio frequency integrated circuit (RFIC) disposed on a package substrate, the RFIC comprising a plurality of receiver circuits coupled to receive ports at a first edge of the RFIC, and a first transmit circuit coupled to a first transmit port at a second edge of the RFIC different from the first edge; 
 a receive antenna system disposed on the package substrate adjacent to the first edge of the RFIC, the receive antenna system comprising a plurality of receive antenna elements that are each electrically coupled to a corresponding receive port; 
 a first transmit antenna disposed on the package substrate adjacent to the second edge of the RFIC and electrically coupled to the first transmit port of the RFIC; 
 a first plurality of solder balls disposed on the package substrate adjacent to the RFIC and electrically connected to the RFIC; 
 a second plurality of solder balls disposed on the package substrate adjacent to the receive antenna system, wherein the second plurality of solder balls are electrically floating; and 
 a ground wall disposed on the package substrate between the RFIC and the receive antenna system. 
 
     
     
       2. The packaged RF circuit of  claim 1 , wherein:
 the RFIC further comprises a second transmit circuit coupled to a second transmit port at a third edge of the RFIC different from the first edge and different from the second edge; and 
 the RF circuit further comprises a second transmit antenna disposed on the package substrate adjacent to the third edge of the RFIC and electrically coupled to the second transmit port of the RFIC. 
 
     
     
       3. The packaged RF circuit of  claim 2 , wherein the second transmit circuit comprises an input selectable between an unmodulated carrier and a modulated carrier. 
     
     
       4. The packaged RF circuit of  claim 3 , wherein the RFIC further comprises a bipolar phase shift key (BPSK) modulator coupled to the second transmit circuit. 
     
     
       5. The packaged RF circuit of  claim 2 , wherein the second edge and the third edge are each adjacent to the first edge. 
     
     
       6. The packaged RF circuit of  claim 1 , wherein:
 each of plurality of receive antenna elements comprises a patch antenna; and 
 the first transmit antenna comprises a patch antenna. 
 
     
     
       7. The packaged RF circuit of  claim 1 , wherein the receive antenna system includes exactly four receive antenna elements. 
     
     
       8. The packaged RF circuit of  claim 1 , wherein the ground wall comprises a plurality of grounded solder balls disposed between the receive antenna system and the RFIC. 
     
     
       9. The packaged RF circuit of  claim 1 , wherein the packaged RF circuit is a ball grid array (BGA) package. 
     
     
       10. A system comprising:
 a packaged radio frequency (RF) circuit comprising
 a radio frequency integrated circuit (RFIC) disposed on a package substrate, the RFIC comprising a plurality of receiver circuits coupled to receive ports at a first edge of the RFIC, a first transmit circuit coupled to a first transmit port at a second edge of the RFIC, and a second transmit circuit coupled to a second transmit port at a third edge of the RFIC, wherein the first edge, the second edge and the third edge are different from each other, 
 a receive patch antenna system disposed on the package substrate adjacent to the first edge of the RFIC, the receive patch antenna system comprising a plurality of receive patch antenna elements that are each electrically coupled to a corresponding receive port, 
 a first transmit patch antenna disposed on the package substrate adjacent to the second edge of the RFIC and electrically coupled to the first transmit port of the RFIC, 
 a second transmit patch antenna disposed on the package substrate adjacent to the third edge of the RFIC and electrically coupled to the second transmit port of the RFIC, 
 a first plurality of solder balls disposed on the package substrate adjacent to the RFIC and electrically connected to the RFIC, 
 a second plurality of solder balls disposed on the package substrate adjacent to the receive patch antenna system, wherein the second plurality of solder balls are electrically floating, and 
 a ground wall disposed on the package substrate between the RFIC and the receive patch antenna system, the ground wall comprising grounded solder balls; and 
 
 a circuit board coupled to the packaged radio frequency (RF) circuit via the first plurality of solder balls, the second plurality of solder balls and the grounded solder balls. 
 
     
     
       11. The system of  claim 10 , wherein the circuit board comprises a FR4 layer and a ground plane, wherein the ground plane is disposed on an opposite side of the circuit board from the packaged radio frequency (RF) circuit. 
     
     
       12. The system of  claim 10 , wherein the receive patch antenna system includes exactly four receive patch antenna elements. 
     
     
       13. The system of  claim 10 , wherein the packaged radio frequency (RF) circuit comprises a ball grid array (BGA) package. 
     
     
       14. A system comprising:
 a circuit board; 
 a radio frequency integrated circuit (RFIC) disposed on the circuit board, the RFIC comprising a plurality of receiver circuits coupled to receive ports at a first edge of the RFIC, a first transmit circuit coupled to a first transmit port at a second edge of the RFIC, and a second transmit circuit coupled to a second transmit port at a third edge of the RFIC, wherein the first edge, the second edge and the third edge are different from each other; 
 a receive patch antenna system disposed on the circuit board adjacent to the first edge of the RFIC, the receive patch antenna system comprising a plurality of receive patch antenna elements that are each electrically coupled to a corresponding receive port; 
 a first transmit patch antenna disposed on the circuit board adjacent to the second edge of the RFIC and electrically coupled to the first transmit port of the RFIC; 
 a second transmit antenna disposed on the circuit board adjacent to the third edge of the RFIC and electrically coupled to the second transmit port of the RFIC; 
 a first plurality of solder balls disposed on the circuit board adjacent to the RFIC and electrically connected to the RFIC; 
 a second plurality of solder balls disposed on the circuit board adjacent to the receive patch antenna system, wherein the second plurality of solder balls are electrically floating; and 
 a ground wall disposed on the circuit board between the RFIC and the receive patch antenna system, the ground wall comprising grounded solder balls. 
 
     
     
       15. The system of  claim 14 , wherein the circuit board comprises a FR4 layer and a ground plane, wherein the ground plane is disposed on an opposite side of the circuit board from the RFIC. 
     
     
       16. The system of  claim 14 , wherein the receive patch antenna system includes exactly four receive patch antenna elements. 
     
     
       17. The system of  claim 14 , wherein the RFIC comprises a frequency modulated continuous wave (FMCW) radar front-end. 
     
     
       18. The system of  claim 17 , further comprising a baseband gesture recognition circuit coupled to the RFIC. 
     
     
       19. The system of  claim 18 , wherein the baseband gesture recognition circuit comprises:
 a plurality of analog-to-digital converters (ADCs) coupled to intermediate frequency receive outputs of the RFIC; and 
 an intermediate frequency processor coupled to the plurality of ADCs. 
 
     
     
       20. The system of  claim 14 , wherein the second transmit antenna comprises a patch antenna. 
     
     
       21. The system of  claim 14 , wherein the second transmit antenna comprises a Yagi-Uda antenna. 
     
     
       22. A method of operating a radio frequency system comprising a radio frequency integrated circuit (RFIC) disposed on a circuit board, the method comprising:
 receiving a first RF signal using a plurality of receiver circuits of the RFIC that are electrically coupled to a corresponding plurality of receive patch antenna elements that are disposed on the circuit board adjacent to a first edge of the RFIC; 
 transmitting a second RF signal using a first transmit circuit of the RFIC that is electrically coupled to a first transmit patch antenna disposed on the circuit board adjacent to a second edge of the RFIC, and using a second transmit circuit of the RFIC that is electrically coupled to a second antenna disposed on the circuit board adjacent to a third edge of the RFIC, wherein the first edge, second edge and third edge are different from each other; and 
 shielding the first RF signal using a first plurality of solder balls disposed on the circuit board adjacent to the RFIC and electrically connected to the RFIC, a second plurality of electrically floating solder balls disposed on the circuit board adjacent to the plurality of receive patch antenna elements, and a ground wall comprising grounded solder balls disposed on the circuit board between the RFIC and the plurality of receive patch antenna elements. 
 
     
     
       23. The method of  claim 22 , wherein the second antenna comprises a patch antenna. 
     
     
       24. The method of  claim 22 , wherein the second antenna comprises a Yagi-Uda antenna. 
     
     
       25. The method of  claim 22 , further comprising downconverting the received first RF signal to an intermediate frequency to form an intermediate frequency signal. 
     
     
       26. The method  claim 25 , further comprising performing an analog-to-digital conversion of the intermediate frequency signal.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.