US10608022B2ActiveUtilityA1

Array substrates, display devices and methods of manufacturing array substrates

80
Assignee: KUNSHAN GOVISIONOX OPTOELECTRONICS CO LTDPriority: May 14, 2018Filed: Jun 20, 2019Granted: Mar 31, 2020
Est. expiryMay 14, 2038(~11.8 yrs left)· nominal 20-yr term from priority
G02F 1/13454H01L 27/1218H01L 27/127H01L 27/124H10D 86/411H10D 86/0221H10D 86/441H10D 86/451H10D 86/60G02F 1/13318G02F 1/133388
80
PatentIndex Score
1
Cited by
8
References
16
Claims

Abstract

The present application provides an array substrate and a display device. The array substrate includes a substrate provided with a display region and a non-display region. The display region is configured to display. The non-display region includes a groove region. The groove region has a light transmittance greater than that of the display region. The display device includes the above-described array substrate.

Claims

exact text as granted — not AI-modified
The invention claimed is: 
     
       1. An array substrate comprising:
 a substrate provided with a display region and a non-display region, the display region being configured to display, the non-display region being provided with a groove region, the groove region having a light transmittance greater than a light transmittance of the display region; 
 wherein the groove region is preset with an optical element light-transmitting region, and an area of the optical element light-transmitting region is less than an area of the groove region. 
 
     
     
       2. The array substrate according to  claim 1 , wherein the groove region forms a non-closed opening region and is defined at one edge of the display region, and an opening direction of the groove region faces to outside of the substrate. 
     
     
       3. The array substrate according to  claim 1 , wherein the groove region forms a closed region and is defined inside the display region. 
     
     
       4. The array substrate according to  claim 1 , further comprising one or more gate driving circuits provided at a peripheral position of the optical element light-transmitting region in the groove region. 
     
     
       5. The array substrate according to  claim 4 , further comprising two gate driving circuits provided on both sides of the optical element light-transmitting region respectively;
 wherein: 
 the display region on both sides of the groove region is provided with a plurality of scanning driving lines; and 
 the two gate driving circuits connect a plurality of compensation capacitors for compensating light to the scanning driving lines. 
 
     
     
       6. The array substrate according to  claim 5 , wherein the compensation capacitors are provided between the display region and the gate driving circuit along an edge position of the groove region. 
     
     
       7. The array substrate according to  claim 1 , further comprising a peripheral circuit provided at a peripheral position of the optical element light-transmitting region in the groove region. 
     
     
       8. The array substrate according to  claim 7 , wherein the peripheral circuit comprises at least one of a multiplex selection circuit, an electrostatic discharge circuit, and a screen test circuit. 
     
     
       9. The array substrate according to  claim 1 , further comprising an ambient light sensing element provided at a peripheral position of the optical element light-transmitting region in the groove region. 
     
     
       10. The array substrate according to  claim 9 , wherein the ambient light sensing element comprises a photodiode or a photosensitive thin film transistor. 
     
     
       11. A display device comprising the array substrate according to  claim 1 . 
     
     
       12. The display device according to  claim 11 , wherein the display device is a glass display device or a flexible display device. 
     
     
       13. An array substrate comprising:
 a substrate provided with a display region and a non-display region, the display region being configured to display, the non-display region being provided with a groove region, the groove region having a light transmittance greater than a light transmittance of the display region; 
 wherein: 
 the non-display region further comprises an bezel region; 
 the display region is provided with a data line; 
 the array substrate further comprises a conductive pad, a signal connection line and a power potential line, the conductive pad being provided at a position in the bezel region opposite to the groove region and being connected to the data line by the signal connection line through the groove region, and the power potential line being provided in the bezel region and connected to the conductive pad. 
 
     
     
       14. The array substrate according to  claim 13 , wherein an optical element light-transmitting region is preset in the groove region, and routings of the signal connection line and the power potential line are disconnected at a position in the groove region corresponding to the optical element light-transmitting region. 
     
     
       15. The array substrate according to  claim 13 , wherein the data line in the display region is connected to a signal driving circuit of a bonding region through the signal connection line and the conductive pad. 
     
     
       16. A method of manufacturing an array substrate comprising:
 providing a substrate, the substrate including a first preset region and a second preset region; 
 forming a buffer layer and an insulating layer on the substrate sequentially; 
 etching the buffer layer and the insulating layer in the first preset region to form a groove region; and 
 providing a pixel unit in the second preset region to form a display region; 
 wherein the groove region has a light transmittance greater than a light transmittance of the display region; 
 wherein the groove region is preset with an optical element light-transmitting region, and an area of the optical element light-transmitting region is less than an area of the groove region.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.