P
US11036657B2ActiveUtilityPatentIndex 59

Writing block for a receiver

Assignee: NXP BVPriority: May 9, 2018Filed: May 2, 2019Granted: Jun 15, 2021
Est. expiryMay 9, 2038(~11.8 yrs left)· nominal 20-yr term from priority
Inventors:VAN SPLUNTER MARINUSKOPPELAAR ARIEBURCHARD ARTUR
G06F 3/061G06F 3/064H04B 1/0003G06F 13/1694G06F 13/1673G06F 13/4059H04L 27/2647H04B 1/06G06F 13/4009G06F 3/0656
59
PatentIndex Score
0
Cited by
6
References
20
Claims

Abstract

A writing-block for writing data to a memory-buffer, wherein the memory-buffer comprises an ordered sequence of elements and the writing-block is configured to: receive an input-data-stream; and write the input-data-stream to the memory-buffer in a successive manner from a first-element of the ordered sequence to a predetermined-element of the ordered sequence. Following writing to the predetermined-element the writing-block is configured to continue to write the input-data-stream to the memory-buffer in a successive manner restarting at the first-element. In response to writing the predetermined-element, the writing-block is configured to also continue to write the input-data-stream to the memory-buffer in a successive manner from an element immediately following the predetermined element until a second predetermined-element of the memory-buffer.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
       1. A writing-block for writing data to a memory-buffer, wherein the memory-buffer comprises an ordered sequence of elements and the writing-block is configured to:
 receive an input-data-stream; and 
 write the input-data-stream to the memory-buffer in a successive manner from a first-element of the ordered sequence to a predetermined-element of the ordered sequence, wherein following writing to the predetermined-element the writing-block is configured to continue to write the input-data-stream to the memory-buffer in a successive manner restarting at the first-element; 
 wherein in response to writing the predetermined-element, the writing-block is configured to also continue to write the input-data-stream to the memory-buffer in a successive manner from an element immediately following the predetermined element until a second predetermined-element of the memory-buffer. 
 
     
     
       2. The writing-block of  claim 1  wherein following writing to the predetermined- element, the writing-block is configured to write the input-data-stream to both the first-element and the element immediately following the predetermined element in a duplicated-writing-process until the second-predetermined-element of the memory-buffer is written. 
     
     
       3. The writing-block of  claim 1 , wherein following writing to the second-predetermined-element, the writing-block is configured to continue to write the input-data-stream to only a memory-buffer-core, defined as the elements between the first-element and the predetermined element, until it writes to the predetermined-element again. 
     
     
       4. The writing-block of  claim 1  wherein a memory-buffer-supplement defined as the elements between the element immediately following the predetermined element and the second predetermined-element is larger than or equal to a symbol-size of one input-data-symbol of the input-data-stream. 
     
     
       5. The writing-block of  claim 1  wherein each input-data-symbol of the input-data-stream is stored in a continuous piece of the memory-buffer. 
     
     
       6. A system comprising:
 a memory-buffer comprising an ordered sequence of elements; and 
 a writing-block for writing data to the memory-buffer, the writing-block is configured to:
 receive an input-data-stream; and 
 write the input-data-stream to the memory-buffer in a successive manner from a first-element of the ordered sequence to a predetermined-element of the ordered sequence, wherein following writing to the predetermined-element the writing-block is configured to continue to write the input-data-stream to the memory-buffer in a successive manner restarting at the first-element; 
 wherein in response to writing the predetermined-element, the writing-block is configured to also continue to write the input-data-stream to the memory-buffer in a successive manner from an element immediately following the predetermined element until a second predetermined-element of the memory-buffer. 
 
 
     
     
       7. The system of  claim 6  further comprising a reading-block configured to read the input-data-symbols of the input-data-stream from the memory-buffer. 
     
     
       8. The system of  claim 7  wherein the reading-block is configured to read input-data-symbols of the input-data-stream from a continuous piece of the memory-buffer. 
     
     
       9. The system of  claim 6  wherein, a memory-buffer-supplement is defined as the elements between the element immediately following the predetermined element and the second predetermined-element, and the reading-block is further configured to:
 detect the start of a new-input-data-symbol in the memory-buffer-supplement at a detected-boundary-element; and 
 locate another copy of the new-input-data-symbol at a wrap-around-element in a memory-buffer-core, wherein the memory-buffer-core is defined as the elements between the first-element and the predetermined-element. 
 
     
     
       10. The system of  claim 9  wherein the reading-block is configured to determine the number of elements between the first-element and the wrap-around-element as equal to the number of elements between the predetermined-element and the detected-boundary-element. 
     
     
       11. The system of  claim 6  wherein the reading-block comprises digital signal processing code and is configured to process the input-data-symbols of the input-data-stream directly in the memory-buffer. 
     
     
       12. The system of  claim 11  wherein the processing code comprises a fast Fourier transform routine. 
     
     
       13. The system of  claim 6 , wherein following writing to the predetermined-element, the writing-block is configured to write the input-data-stream to both the first-element and the element immediately following the predetermined element in a duplicated-writing-process until the second-predetermined-element of the memory-buffer is written. 
     
     
       14. The system of  claim 6 , wherein following writing to the second-predetermined-element, the writing-block is configured to continue to write the input-data-stream to only a memory-buffer-core, defined as the elements between the first-element and the predetermined element, until it writes to the predetermined-element again. 
     
     
       15. The system of  claim 6 , wherein a memory-buffer-supplement, defined as the elements between the element immediately following the predetermined element and the second predetermined-element, is larger than or equal to a symbol-size of one input-data-symbol of the input-data-stream. 
     
     
       16. The system of  claim 6 , wherein each input-data-symbol of the input-data-stream is stored in a continuous piece of the memory-buffer. 
     
     
       17. A method for writing data to a memory-buffer comprising an ordered sequence of elements, the method comprising the steps of:
 receiving an input-data-stream; 
 writing the input-data-stream to the memory-buffer in a successive manner from a first-element of the ordered sequence to a predetermined-element of the ordered sequence; 
 following writing to the predetermined-element, writing the input-data-stream to the memory-buffer in a successive manner restarting at the first-element; and 
 in response to writing the predetermined-element, writing the input-data-stream to the memory-buffer in a successive manner from an element immediately following the predetermined element until a second predetermined-element of the memory-buffer. 
 
     
     
       18. The method of  claim 17 , further comprising writing the input- data-stream to both the first-element and the element immediately following the predetermined element in a duplicated-writing-process until the second-predetermined-element of the memory- buffer is written. 
     
     
       19. The method of  claim 17 , further comprising continuing to write the input-data-stream to only a memory-buffer-core, defined as the elements between the first- element and the predetermined element, until it writes to the predetermined-element again. 
     
     
       20. The method of  claim 17 , further comprising storing each input- data-symbol of the input-data-stream in a continuous piece of the memory-buffer.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.