US11910667B2ActiveUtilityA1
Display apparatus and method of manufacturing the same
Est. expiryDec 14, 2040(~14.4 yrs left)· nominal 20-yr term from priority
H10K 59/80518H10K 59/131H10D 86/451H10K 59/124H10K 71/00H10K 59/1201H10K 2102/341H10K 59/1213
58
PatentIndex Score
0
Cited by
8
References
20
Claims
Abstract
A display apparatus includes a substrate including a display area and a peripheral area disposed outside the display area, a transistor disposed in the display area on the substrate, a first pad part disposed in the peripheral area on the substrate, a second pad part disposed in the peripheral area on the substrate and spaced apart from the first pad part, a first pad disposed in the second pad part, a second pad disposed in the second pad part and spaced apart from the first pad and a passivation layer including a plurality of grooves defined between the first pad and the second pad and a protrusion disposed between two adjacent grooves among the grooves.
Claims
exact text as granted — not AI-modifiedWhat is claimed is:
1. A display apparatus comprising:
a substrate including a display area and a peripheral area disposed outside the display area;
a transistor disposed in the display area on the substrate;
a first pad part disposed in the peripheral area on the substrate;
a second pad part disposed in the peripheral area on the substrate and spaced apart from the first pad part;
a first pad disposed in the second pad part;
a second pad disposed in the second pad part and spaced apart from the first pad; and
a passivation layer including a plurality of grooves defined between the first pad and the second pad and a protrusion disposed between two adjacent grooves among the grooves.
2. The display apparatus of claim 1 , wherein the passivation layer includes:
an insulation interlayer including an inorganic material; and
an insulation layer disposed on the insulation interlayer and including an organic material.
3. The display apparatus of claim 2 , wherein an edge of each of the first pad and the second pad overlaps the insulation layer.
4. The display apparatus of claim 1 , wherein the protrusion includes at least one selected from an organic material and an inorganic material.
5. The display apparatus of claim 1 , wherein a lower surface of each of the grooves is disposed under a lower surface of the first pad and a lower surface of the second pad.
6. The display apparatus of claim 1 , wherein a width of a lower surface of each of the grooves is in a range from about 3 micrometers to about 11.5 micrometers.
7. The display apparatus of claim 1 , wherein an interval between the two adjacent grooves is in a range from about 3 micrometers to about 20 micrometers.
8. The display apparatus of claim 1 , wherein the transistor includes:
a semiconductor layer including a channel region, a source region and a drain region;
a gate insulation layer disposed on the semiconductor layer;
a gate electrode disposed on the gate insulation layer;
an insulation interlayer disposed on the gate electrode;
a source electrode disposed on the insulation interlayer and connected to the source region; and
a drain electrode disposed on the insulation interlayer and connected to the drain region, and
wherein the first pad and the second pad are disposed on the insulation interlayer.
9. The display apparatus of claim 8 , wherein the first pad and the second pad include a same material as the source electrode and the drain electrode.
10. The display apparatus of claim 1 ,
wherein the first pad part is connected to a driving chip, and
wherein the second pad part is connected to a flexible circuit board.
11. The display apparatus of claim 1 , wherein the first pad and the second pad receive different voltages from each other.
12. A display apparatus comprising:
a substrate including a display area and a peripheral area disposed outside the display area;
a pad part disposed in the peripheral area on the substrate and including a first area including an organic material and a second area disposed outside the first area;
a wiring part overlapping the second area and including a first wiring and a second wiring; and
a passivation layer including a plurality of grooves defined between the first wiring and the second wiring and at a protrusion disposed between two adjacent grooves among the grooves.
13. The display apparatus of claim 12 , wherein the passivation layer includes an insulation interlayer disposed under the first wiring and the second wiring.
14. The display apparatus of claim 12 , wherein the protrusion includes an inorganic material.
15. The display apparatus of claim 12 , wherein a lower surface of the groove is disposed under a lower surface of the first wiring and a lower surface of the second wiring.
16. A method of manufacturing a display apparatus, the method comprising:
providing an insulation interlayer on a substrate, wherein the insulation interlayer includes a first groove and a second groove;
providing a first pad and a second pad on the insulation interlayer with the first groove and the second groove disposed therebetween;
providing an insulation layer on the first pad and the second pad; and
forming a third groove overlapping the first groove and a fourth groove overlapping the second groove in the insulation layer.
17. The method of claim 16 , further comprising,
providing a transistor on the substrate, wherein the transistor includes a semiconductor layer including a channel region, a source region and a drain region, a gate insulation layer formed on the semiconductor layer, a gate electrode formed on the gate insulation layer, an insulation interlayer formed on the gate electrode, wherein a first contact hole is formed through the insulation interlayer to overlap the source region and a second contact hole is formed through the insulation interlayer to overlap the drain region, a source electrode formed on the insulation interlayer and connected to the source region, and a drain electrode formed on the insulation interlayer and connected to the drain region,
wherein the source electrode, the drain electrode, the first pad and the second pad are simultaneously formed with each other.
18. The method of claim 17 ,
wherein a third contact hole is formed through the insulation layer further to overlap the source electrode or the drain electrode,
wherein the first contact hole, the second contact hole, the first groove and the second groove are simultaneously formed with each other, and
wherein the third contact hole, the third groove and the fourth groove are simultaneously formed with each other.
19. The method of claim 17 , wherein the first pad and the second pad include a same material as the source electrode and the drain electrode.
20. The method of claim 16 , wherein an edge of each of the first pad and the second pad overlaps the insulation layer.Cited by (0)
No later patents cite this yet.
References (0)
No backward citations on record.