US2002066412A1PendingUtilityA1

Wafer carrier and semiconductor apparatus for processing a semiconductor substrate

Priority: Feb 2, 1998Filed: Dec 8, 1999Published: Jun 6, 2002
Est. expiryFeb 2, 2018(expired)· nominal 20-yr term from priority
H10P 72/18H10P 72/7611C23C 16/54C23C 16/4583H10P 72/50
25
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A wafer carrier is provided comprised of a circular plate having a flat edge region extending around the circumference of the plate. The plate has a circular recessed center region with a recessed bottom surface and includes an upwardly inclined surface around the periphery of the recessed bottom surface. A substrate is placed in the center region where it is supported by a portion of the upwardly inclined surface and is spaced apart form the recessed bottom surface such that the substrate is supported only around its edge. The wafer carrier minimizes surface contact with the substrate thereby minimizing metal contamination and surface damage to the backside of a substrate and prevents deposition on the backside of the substrate.

Claims

exact text as granted — not AI-modified
What is claimed:  
     
         1 . A wafer carrier for supporting a substrate, comprising: 
 a circular plate having a flat edge region extending around the circumference of said plate; and    a circular recessed center region having a recessed bottom surface and including an upwardly inclined surface around the periphery of said recessed bottom surface,    wherein the substrate is supported by a portion of the upwardly inclined surface and is spaced apart from said recessed bottom surface such that the substrate is supported by said wafer carrier only around the periphery of the substrate.    
     
     
         2 . The wafer carrier of  claim 1  wherein said recessed bottom surface further comprises at least one aperture formed therein for receiving at least one support member to engage the substrate.  
     
     
         3 . The wafer carrier of  claim 1  wherein said circular recessed center region has a diameter of approximately 200 mm.  
     
     
         4 . The wafer carrier of  claim 1  wherein said circular recessed center region has a diameter of approximately 300 mm.  
     
     
         5 . The wafer carrier of  claim 1  wherein said upwardly inclined surface is inclined at an angle in the range of approximately 5 to 45 degrees to the plane of the recessed bottom surface.  
     
     
         6 . The wafer carrier of  claim 1  wherein said upwardly inclined surface is inclined at an angle of approximately 10° to the plane of the bottom recessed surface.  
     
     
         7 . The wafer carrier of  claim 1  wherein said wafer carrier is comprised of a material having coefficient of thermal expansion in the range of 2.6×10 −6  to 5×10 −6 /° C.  
     
     
         8 . The wafer carrier of  claim 1  wherein said wafer carrier is comprised of a material having thermal conductivity in the range of 40 to 70 W/m/K.  
     
     
         9 . The wafer carrier of  claim 1  wherein said wafer carrier is comprised of a material selected from the group of silicon carbide, aluminum nitride, large-grained polycrystalline silicon and silicon/silicon carbide alloy.  
     
     
         10 . The wafer carrier of  claim 1  wherein the wafer is spaced apart from said recessed bottom surface by a distance of approximately 0.15 to 0.5 mm.  
     
     
         11 . The wafer carrier of  claim 1  wherein the wafer is spaced apart from said recessed bottom surface by a distance of approximately 0.25 mm.  
     
     
         12 . The wafer carrier of  claim 1  wherein said flat edge region has a width of approximately 5 to 25 mm.  
     
     
         13 . A reactor for depositing a layer of material on a substrate, comprising: 
 a deposition chamber;    a wafer carrier in the deposition chamber, the wafer carrier having a circular plate with a flat edge region extending around the circumference of said plate, and a circular recessed center region having a recessed bottom surface and an upwardly inclined surface around the periphery of said recessed bottom surface, wherein the substrate is supported by a portion of the upwardly inclined surface and is spaced apart from said recessed bottom surface such that the substrate is supported by said wafer carrier only around the peripheral edge of the substrate;    a gas inlet into the deposition chamber for conveying gases to the chamber; and    an exhaust system for removing gases from the chamber.    
     
     
         14 . The method of  claim 13  wherein said reactor is a low pressure CVD reactor.  
     
     
         15 . The method of  claim 13  wherein said reactor is a atmospheric pressure CVD reactor.  
     
     
         16 . The method of  claim 13  wherein said reactor is a plasma enhanced CVD reactor.  
     
     
         17 . A CVD processing apparatus for processing a substrate, comprising: 
 a muffle;    at least one CVD chamber area within said muffle;    at least one injector for conveying gases into said at least one CVD chamber area;    a conveyorized belt passing through said chamber area and said muffle; and    at least one wafer carrier placed on said conveyorized belt for moving the substrate though said chamber area whereby the gases process a surface of the substrate.    
     
     
         18 . The CVD processing apparatus of  claim 17  wherein said wafer carrier further comprises: 
 a circular plate having a flat edge region extending around the circumference of said plate; and  
 a circular recessed center region having a recessed bottom surface and including an upwardly inclined surface around the periphery of said recessed bottom surface,  
 wherein the substrate is supported by a portion of the upwardly inclined surface and is spaced apart from said recessed bottom surface such that the substrate is supported by said wafer carrier only around the peripheral edge of the substrate.  
 
     
     
         19 . The wafer carrier of  claim 18  wherein said upwardly inclined surface is inclined at an angle of approximately 10° to the plane of the recessed bottom surface.  
     
     
         20 . The wafer carrier of  claim 17  wherein said wafer carrier is comprised of a material having coefficient of thermal expansion in the range of 2.6×10 −6  to 5×10 −6 /° C.  
     
     
         21 . The wafer carrier of  claim 17  wherein said wafer carrier is comprised of a material having thermal conductivity in the range of 40 to 70 W/m/K.  
     
     
         22 . The wafer carrier of  claim 17  wherein said wafer carrier is comprised of a material selected from the group of silicon carbide, aluminum nitride, large-grained polycrystalline silicon and silicon/silicon carbide alloy.  
     
     
         23 . The wafer carrier of  claim 17  wherein the wafer is spaced apart from said recessed bottom surface by a distance of approximately 0.15 to 0.5 mm.

Join the waitlist — get patent alerts

Track US2002066412A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.