US2004206621A1PendingUtilityA1

Integrated equipment set for forming a low K dielectric interconnect on a substrate

39
Priority: Jun 11, 2002Filed: Jan 16, 2004Published: Oct 21, 2004
Est. expiryJun 11, 2022(expired)· nominal 20-yr term from priority
H10P 74/23H10P 72/0612H10P 72/0604H10P 72/0474H10P 72/0461H10P 72/0454H10P 72/0452
39
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A first system is provided that is configured to pattern a substrate that includes (1) a lithography subsystem configured to form a patterned masking layer on the substrate; and (2) an etch subsystem configured to receive the substrate after the patterned masking layer has been formed thereon and to etch the substrate to form one or more etched features on the substrate, the etch subsystem having an integrated inspection system configured to inspect the substrate; and (3) a controller coupled to the lithography subsystem and the etch subsystem. The controller includes computer program code configured to communicate with each subsystem and to perform the steps of receiving information about the substrate from the integrated inspection system of the etch subsystem; and adjusting a stepper focus of the lithography subsystem during formation of a subsequent patterned masking layer based at least in part on the information received from the etch subsystem.

Claims

exact text as granted — not AI-modified
The invention claimed is:  
     
         1 . A system configured to pattern a substrate comprising: 
 a lithography subsystem configured to form a patterned masking layer on the substrate;    an etch subsystem configured to receive the substrate after the patterned masking layer has been formed thereon and to etch the substrate to form one or more etched features on the substrate, the etch subsystem having an integrated inspection system configured to inspect the substrate; and    a controller coupled to the lithography subsystem and the etch subsystem, the controller having computer program code configured to communicate with each subsystem and to perform the steps of: 
 receiving information about the substrate from the integrated inspection system of the etch subsystem; and  
 adjusting a stepper focus of the lithography subsystem during formation of a subsequent patterned masking layer based at least in part on the information received from the etch subsystem.  
   
     
     
         2 . A system configured to pattern a substrate comprising: 
 a low K dielectric deposition subsystem configured to deposit one or more low K dielectric layers on the substrate, the low K dielectric deposition subsystem having an integrated inspection system configured to inspect the substrate;    an etch subsystem configured to receive the substrate after one or more low K dielectric layers have been deposited on the substrate and to etch the substrate to form one or more etched features in the one or more low K dielectric layers formed on the substrate, the etch subsystem having an integrated inspection system configured to inspect the substrate; and    a controller coupled to the low K dielectric deposition subsystem and the etch subsystem, the controller having computer program code configured to communicate with each subsystem and to perform the steps of: 
 receiving information about the substrate from the integrated inspection system of the low K dielectric deposition subsystem;  
 determining an etch process to perform within the etch subsystem based at least in part on the information received from the inspection system of the low K dielectric deposition subsystem;  
 directing the etch subsystem to etch at least one low K dielectric layer on the substrate based on the etch process;  
 receiving information about the substrate from the integrated inspection system of the etch subsystem; and  
 adjusting etching of the substrate in real-time based on the information received from the etch subsystem.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.