US2004212075A1PendingUtilityA1

Semiconductor device including a wiring board with a three-dimensional wiring pattern

Priority: Sep 16, 1997Filed: May 20, 2004Published: Oct 28, 2004
Est. expirySep 16, 2017(expired)· nominal 20-yr term from priority
H05K 3/328H05K 1/147H05K 2201/056H05K 1/189H05K 2201/10674H05K 3/368H05K 1/0284H05K 2201/10386H05K 1/141H05K 2203/049H05K 3/363H05K 3/3421H05K 2203/1572H05K 3/3442H10W 90/734H10W 90/724H10W 72/9415H10W 72/5522H10W 72/856H10W 72/90H10W 70/655H10W 70/63H10W 90/401H10W 90/00H10W 70/611H10W 74/15H10W 72/9445H10W 74/012
43
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A semiconductor device is made by mounting semiconductor elements on both sides of a wiring board having three-dimensional wiring including inner-via holes. A high operating speed and smaller size are made possible by employing a laminated structure of semiconductor elements without using the chip-on-chip configuration. Semiconductor elements are mounted on both sides of a wiring board having three-dimensional wiring including inner via holes so that the semiconductor elements oppose each other via the wiring board. The electrodes of the semiconductor elements are connected with each other by the three-dimensional wiring of the wiring board.

Claims

exact text as granted — not AI-modified
We claim:  
     
         1 . A semiconductor device module comprising: 
 a semiconductor device including: 
 a multi-layer wiring board which comprises insulation layers and circuit pattern layers laminated alternately and is provided with a three-dimensional wiring comprising said circuit pattern layers provided on both sides of the insulation layer and a plurality of inner via holes penetrating through each of said insulation layers and electrically connecting;  
 at least a first semiconductor element mounted on the one side of the multi-layer wiring board and a second semiconductor element mounted an the other side of said multi-layer wiring board wherein electrodes of said semiconductor elements are connected with each other by means of said three-dimensional wiring; and  
   a mother multi-layer wiring board having a circuit pattern formed on said surface thereof, wherein    said semiconductor device is mounted on said mother multi-layer wiring board and said semiconductor device and said mother multi-layer wiring board are connected by electrical connection means.    
     
     
         2 . The module of the semiconductor device according to  claim 1 , wherein said electrical connection means is a projecting electrode which is interposed between said multi-layer wiring board of said semiconductor device and said mother multi-layer wiring board by bonding said back surface of said second semiconductor element onto said mother multi-layer wiring board thus placing said semiconductor device on said mother multi-layer wiring board, thereby to connect said circuit pattern provided on said multi-layer wiring board and said circuit pattern provided on said mother multi-layer wiring board.  
     
     
         3 . The module of the semiconductor device according to  claim 1 , wherein said electrical connection means is an electrically conductive supporting body which is electrically connected to said wiring in said multi-layer wiring board of said semiconductor device and is also used to fasten said semiconductor device onto said mother multi-layer wiring board, so as to establish electrical connection between said wiring of said multi-layer wiring board of said semiconductor device and said circuit pattern provided on said mother multi-layer wiring board by fastening said semiconductor device onto said mother multi-layer wiring board via said electrically conductive supporting body.

Join the waitlist — get patent alerts

Track US2004212075A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.