US2004222990A1PendingUtilityA1

Processing web editor for data processing in a digital oscilloscope or similar instrument

36
Priority: Nov 17, 2000Filed: Mar 17, 2004Published: Nov 11, 2004
Est. expiryNov 17, 2020(expired)· nominal 20-yr term from priority
G01R 13/029G01R 13/345H04N 21/8173H04N 21/47202G06F 9/44505G05B 15/02G01R 19/2506G01R 13/02
36
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A method and apparatus for generating a graphical representation of a processing web of an instrument. The method comprises the steps of determining a first processing element of the processing web and placing the first processing element in a particular location based at least in part upon its location in said processing web and various inputs to and outputs from the first processing element. The method further comprises the steps of determining a second processing element of the processing web and placing the second processing element in a particular location based at least in part upon its location in said processing web, various inputs to and outputs from the second processing element, and a relationship between the second processing element and the first processing element. At least one pin of the first processing element is connected to one pin of the second processing element.

Claims

exact text as granted — not AI-modified
1 - 21  (Cancelled).  
     
     
         22 . A method for modifying a processing sequence by editing the configuration of a processing web, comprising the steps of: 
 determining a current state of said processing web; and    editing at least one processing element of said processing web;    whereby said processing sequence is modified in accordance with the editing of said at least one processing element.    
     
     
         23 . The method of  claim 22 , further comprising the step of updating said first processing element indicating a time during which said first processing element is to consume additional input data.  
     
     
         24 . The method of  claim 23 , wherein said update is controlled by an update processing element.  
     
     
         25 . The method of  claim 22 , wherein said editing of said at least one processing element includes changing a connection of at least one pin of said at least on processing element.  
     
     
         26 . The method of  claim 22 , wherein said editing of said at least one processing element includes adding another processing element to said processing web.  
     
     
         27 . The method of  claim 26 , wherein said another processing element is added to said processing web by dragging a representation of said processing element onto a display representative of said processing web, and connecting inputs and outputs of said another processing element to the inputs and outputs of other existing processing elements.  
     
     
         28 . The method of  claim 22 , wherein said editing of said at least one processing element includes modifying the definition thereof.  
     
     
         29 . The method of  claim 28 , wherein modifying the definition of said at least one processing element includes modifying one or more operating parameters thereof.  
     
     
         30 . The method of  claim 22 , further comprising the step of adding a viewing element to said graphical representation of said processing web to view a live, real time output at the location of said viewing element.  
     
     
         31 . A method for modifying a processing sequence by editing the graphical representation of a processing web as displayed on a processing web editor, comprising the steps of: 
 determining a current state of said processing web;    generating a graphical representation of said processing web by: 
 determining a first processing element of said processing web;  
 placing said first processing element in a particular location based at least in part upon its location in said processing web and various inputs to and outputs from said first processing element;  
 determining a second processing element of said processing web;  
 placing said second processing element in a particular location based at least in part upon its location in said processing web, various inputs to and outputs from said second processing element, and a relationship between said second processing element and said first processing element; and  
 connecting at least one pin of said first processing element to one pin of said second processing element; and  
   editing at least one processing element of said processing web;    whereby said processing sequence is modified in accordance with the editing of said at least one processing element.    
     
     
         32 . A graphical representation of a processing web of an instrument, comprising: 
 a first processing element of said processing web, said first processing element being placed in a particular location based at least in part upon its location in said processing web and various inputs to and outputs from said first processing element;    a second processing element of said processing web, said second processing element in a particular location based at least in part upon its location in said processing web, various inputs to and outputs from said second processing element, and a relationship between said second processing element and said first processing element; and    a connection for connecting at least one pin of said first processing element to one pin of said second processing element.    
     
     
         33 . The graphical representation of the processing web of  claim 32 , wherein said connection connects an output pin of said first element to an input pin of said second element.  
     
     
         34 . The graphical representation of the processing web of  claim 33 , wherein said connection generates a line in said graphical representation between said output pin of said first element to said output pin of said second element.  
     
     
         35 . The graphical representation of the processing web of  claim 33 , wherein said line is drawn including one of a plurality of designations based upon a type of data being carried thereon.  
     
     
         36 . The graphical representation of the processing web of  claim 35 , wherein said plurality of designations are colors.  
     
     
         37 . The graphical representation of the processing web of  claim 32 , wherein said at least one pin of said first processing element and said at least one pin of said second processing element are coded based upon a type of data to output therefrom, or received thereby, respectively.  
     
     
         38 . The graphical representation of the processing web of  claim 37 , wherein said coding is by color.  
     
     
         39 . The graphical representation of the processing web of  claim 37 , wherein said coding is by symbol  
     
     
         40 . The graphical representation of the processing web of  claim 37 , wherein said coding is by graphical designation.  
     
     
         41 . The graphical representation of the processing web of  claim 32 , wherein said first processing element is updated at a faster rate and said second processing element is updated at a slower rate.  
     
     
         42 . The graphical representation of the processing web of  claim 41 , wherein said update said first processing element and update of said second processing element are synchronized.  
     
     
         43 . The graphical representation of the processing web of  claim 41 , wherein said update of said first and second processors is controlled by an update processing element.  
     
     
         44 . The graphical representation of the processing web of  claim 32 , wherein a viewing object may be placed at any location on the graphical representation to see a current, live output at that location.  
     
     
         45 - 77  (Cancelled).

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.