US2005038983A1PendingUtilityA1
Novel flash memory arrangement
Est. expiryAug 6, 2021(expired)· nominal 20-yr term from priority
Inventors:Dov Moran
G06F 9/4403G06F 9/4406G06F 9/44573G06F 12/00
48
PatentIndex Score
0
Cited by
0
References
0
Claims
Abstract
A device, a method and a system for direct execution of code from a flash memory arrangement, in which a separate memory component is not required, even if a flash memory component is used which has a restriction on the size of a data block which can be read at one time. Furthermore, the flash memory arrangement is optionally implemented as a “single die” chip or device, which is more efficient for manufacturing and which also results in lower costs.
Claims
exact text as granted — not AI-modified1 . A method for booting a system, the system featuring a processor for executing boot code, the method comprising:
providing a flash-based unit in the system for storing the boot code to be executed, said flash-based unit comprising a flash memory of a restricted type, being characterized in that code cannot be directly executed from said flash memory, and a volatile memory component for receiving a portion of the boot code to be executed; transferring a first portion of the boot code to said volatile memory component using a logic separate from the processor, said first portion of the boot code being for basic initialization of the system and containing a command for copying a second portion of the code; and executing said first portion of the boot code by said processor to boot the system.
2 . The method of claim 1 , further comprising the step of:
transferring a second portion of the code to said volatile memory component for booting the system.Join the waitlist — get patent alerts
Track US2005038983A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.