US2005099965A1PendingUtilityA1
Method for computing speed map for IEEE-1394 network
Priority: Feb 20, 1998Filed: Dec 7, 2004Published: May 12, 2005
Est. expiryFeb 20, 2018(expired)· nominal 20-yr term from priority
Inventors:Erik P. Staats
H04L 12/6418H04L 12/40078
50
PatentIndex Score
0
Cited by
0
References
0
Claims
Abstract
Within a digital network having a bus architecture that complies with the IEEE-1394 Standard for a High Performance Serial Bus a speed map for the digital network is computed by first, computing a first speed between a first node and a second node of the digital network; and second, computing a second speed between the first node and a third node of the digital network using the computed first speed.
Claims
exact text as granted — not AI-modified1 . A method of computing a speed map for a digital network, comprising the steps of:
computing a first speed between a first node and a second node of the digital network; and computing a second speed between the first node and a third node of the digital network using the computed first speed.
2 . The method of claim 1 wherein the digital network comprises a network configured in accordance with the IEEE 1394 Standard for a High Performance Serial Bus.
3 . A method comprising computing vector entries for a speed map of a digital network using previously computed vector entries of the speed map.
4 . The method of claim 3 wherein the digital network comprises a network configured in accordance with the IEEE 1394 Standard for a High Performance Serial Bus.
5 . A speed map of a digital network comprising vector entries computed using previously computed vector entries of the speed map.
6 . The speed map of claim 5 wherein the digital network comprises a network configured in accordance with the IEEE 1394 Standard for a High Performance Serial Bus.Join the waitlist — get patent alerts
Track US2005099965A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.