US2005221624A1PendingUtilityA1

Growing smooth semiconductor layers

33
Assignee: AKIYAMA HIDEFUMIPriority: Mar 13, 2002Filed: May 19, 2005Published: Oct 6, 2005
Est. expiryMar 13, 2022(expired)· nominal 20-yr term from priority
H10P 14/3466H10P 14/3451H10P 14/3421H10P 14/3221H10P 14/2926H10P 14/2911H10P 14/22C30B 29/40C30B 23/02C30B 29/42
33
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A method includes epitaxially growing a semiconductor layer with a free surface and performing an anneal that reduces atomic roughness on the free surface. The free surface has an orientation with respect to lattice axes of the layer for which atoms in flat regions of the free surface have more chemical bonds to the layer than do, at least, some of the atoms at edges of monolayer steps on the free surface.

Claims

exact text as granted — not AI-modified
1 . A method, comprising: 
 epitaxially growing a semiconductor layer with a free surface, the free surface having an orientation with respect to lattice axes of the layer for which some atoms in flat regions of the free surface have three chemical bonds to the layer and, at least, some of the atoms at edges of monolayer steps on the free surface have two chemical bonds to the layer; and    performing an anneal that reduces atomic roughness on the free surface.    
   
   
       2 . The method of  claim 1 , wherein the growing includes stopping the growth at an average surface height that corresponds to an integer number of monolayers.  
   
   
       3 - 4 . (canceled)  
   
   
       5 . The method of  claim 1 , further comprising: 
 cleaving a crystalline substrate to form an edge surface; and    wherein the epitaxially growing causes the semiconductor layer to grow on the edge surface.    
   
   
       6 . The method of  claim 1 , wherein the growing includes growing a layer of one of a group III/V semiconductor and a semiconductor with a non-cubic lattice.  
   
   
       7 . The method of  claim 1 , wherein the growing includes growing a GaAs layer along one of a 110-type crystal axis of GaAs and a 111-type crystal axis of GaAs.  
   
   
       8 . The method of  claim 7 , wherein the layer is grown on a substrate that includes aluminum, gallium and arsenic.  
   
   
       9 . The method of  claim 1 , further comprising: 
 epitaxially growing a layer of a different semiconductor on the annealed layer.    
   
   
       10 - 20 . (canceled)  
   
   
       21 . The method of  claim 1 , wherein the growing includes growing the layer along a 110-type crystal axis.  
   
   
       22 . The method of  claim 21 , wherein the layer includes gallium and arsenic.  
   
   
       23 . The method of  claim 1 , wherein the growing includes growing the layer along a 111-type crystal axis.  
   
   
       24 . The method of  claim 23 , wherein the layer includes gallium and arsenic.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.