US2006167646A1PendingUtilityA1
Method and apparatus for performing testing of interconnections
Est. expirySep 15, 2023(expired)· nominal 20-yr term from priority
Inventors:Philip Yeung
G01R 31/31855
29
PatentIndex Score
0
Cited by
0
References
0
Claims
Abstract
The present invention provides a method and apparatus configured to allow testing of interconnections between components in a system. The present invention utilizes a source of a known pattern, for example a pattern buffer, in a first component of the system and a capture buffer located in a second component of the system.
Claims
exact text as granted — not AI-modified1 . A method for performing testing of an interconnect between components of a system comprising the steps of: loading a first pattern into a controller pattern buffer of a controller; transmitting the first pattern to a component of the components; capturing the transmitted first pattern in a component capture buffer of the component; performing a first comparison to compare the captured first pattern to the first pattern; and identifying any interconnect faults based on the first comparison.
Cited by (0)
No later patents cite this yet.
References (0)
No backward citations on record.