US2008036931A1PendingUtilityA1

PSA LCD panel

Assignee: AU OPTRONICS CORPPriority: Aug 8, 2006Filed: Mar 23, 2007Published: Feb 14, 2008
Est. expiryAug 8, 2026(~0.1 yrs left)· nominal 20-yr term from priority
G02F 1/13775G02F 1/133707G02F 1/134336
50
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A PSA LCD panel includes a plurality of pixel units. Each of the pixel units includes a first pixel electrode and a second pixel electrode separated from the first pixel electrode. Each of the first and second pixel electrodes has a pattern scattered from a center in such a manner to form four domains.

Claims

exact text as granted — not AI-modified
1 . A PSA (polymer stabilized alignment) LCD panel comprising:
 a plurality of pixel units, each of said pixel units including a first pixel electrode and a second pixel electrode separated from said first pixel electrode, each of said first and second pixel electrodes having a pattern scattered to form at least four domains.   
   
   
       2 . The PSA LCD panel according to  claim 1 , wherein each of said four domains in a respective one of said first and second pixel electrodes includes a plurality of parallel ribs extending in a predetermined direction. 
   
   
       3 . The PSA LCD panel according to  claim 2 , wherein said parallel ribs in said four domains respectively define four azimuth angles ranging of 40 to 50 degrees, 130 to 140 degrees, 220 to 230 degrees and 310 to 320 degrees. 
   
   
       4 . The PSA LCD panel according to  claim 1 , wherein each of said pixel units further includes a first transistor adapted to be switched on in response to a scan signal for transmitting a voltage signal. 
   
   
       5 . The PSA LCD panel according to  claim 4 , wherein said first pixel electrode is coupled to said first transistor in order to receive said voltage signal. 
   
   
       6 . The PSA LCD panel according to  claim 5 , wherein each of said pixel units further includes a coupling capacitor having a first end electrically coupled to said first pixel electrode, said second pixel electrode being coupled to said first transistor via said coupling capacitor such that said first and second pixel electrodes have voltage levels different from each other. 
   
   
       7 . The PSA LCD panel according to  claim 6 , wherein each of said pixel units further includes a second transistor adapted to be switched on in response to said scan signal for establishing a communication between a data line and said second pixel electrode. 
   
   
       8 . The PSA LCD panel according to  claim 5 , wherein each of said pixel units further includes a third transistor adapted to be switched on in response to said scan signal for transmitting said voltage signal, said second pixel electrode being connected directly said third transistor for receiving said voltage signal. 
   
   
       9 . The PSA LCD panel according to  claim 4 , wherein each of said pixel units further includes first and second storage capacitors that are electrically connected respectively to said first and second pixel electrodes in parallel, and said first and second storage capacitors have first ends respectively electrically connected to said data line via said first transistor and two second ends respectively for receiving two different voltages such that said first and second storage capacitors have different voltage levels. 
   
   
       10 . A PSA (polymer stabilized alignment) LCD panel comprising:
 a first common electrode;   a second pixel electrode separated from each other the first common electrode;   a first pixel electrode;   a crystal layer disposed between the first common electrode and the first pixel electrode, wherein the first pixel electrode, the crystal layer and the first common electrode form a first crystal capacitor, and wherein the second pixel electrode, said crystal layer and said first common electrode form a second crystal capacitor;   a scan line for transmitting a scan signal;   a data line for transmitting a voltage signal;   a first transistor adapted to be switched on in response to said scan signal for transmitting said voltage signal, wherein the first pixel electrode is electrically connected to said first transistor for receiving said voltage signal;   a first capacitor electrode electrically connected to the first transistor for receiving said voltage signal;   a second common electrode;   a first dielectric layer disposed between the first capacitor electrode and the second common electrode, wherein the first capacitor electrode, the second common electrode and the first dielectric layer form a first storage capacitor being coupled to said first crystal capacitor in parallel;   a second capacitor electrode; and   a third common electrode, wherein the second capacitor electrode, the dielectric layer and the third common electrode form a second storage capacitor being coupled to said second crystal capacitor in parallel.   
   
   
       11 . The PSA LCD panel according to  claim 10 , wherein said first pixel electrode includes a plurality of parallel ribs extending in four predetermined directions to form four domains. 
   
   
       12 . The PSA LCD panel according to  claim 10 , wherein said second pixel electrode includes a plurality of parallel ribs extending in four predetermined directions to form four domains. 
   
   
       13 . The PSA LCD panel according to  claim 10 , further comprising:
 a first electrode electrically connected to the first transistor;   a second electrode; and   a second dielectric layer disposed between the first electrode and the second electrode, wherein the first electrode, the second electrode and the second dielectric layer form a coupling capacitor so as to form a voltage difference between said first crystal capacitor and said second crystal capacitor.   
   
   
       14 . The PSA LCD panel according to  claim 13 , wherein the second electrode is electrically connected to said second pixel electrode and said second capacitor electrode. 
   
   
       15 . The PSA LCD panel according to  claim 13 , further comprising a second transistor having a gate coupled to said scan line and source/drain terminals coupled respectively to said data line and said second pixel electrode so as to enable said second transistor to discharge the accumulated charge from said second pixel electrode via said scan line. 
   
   
       16 . The PSA LCD panel according to  claim 10 , wherein different voltage levels are applied onto said second and third common electrodes such that said first and second storage capacitors have voltage levels different from each other. 
   
   
       17 . The PSA LCD panel according to  claim 10 , further comprising a third transistor adapted to be switched on in response to said scan signal for transmitting said voltage signal on said data line to said second crystal capacitor and said second storage capacitor. 
   
   
       18 . The PSA LCD panel according to  claim 17 , wherein said third transistor has a gate coupled to said scan line, a source/drain terminal coupled to said data line and another source/drain terminal coupled to said second pixel electrode and said second capacitor electrode. 
   
   
       19 . The PSA LCD panel according to  claim 10 , wherein said first transistor has a gate coupled to said scan line, a source/drain terminal coupled to said data line and another source/drain terminal coupled to said first pixel electrode and said first capacitor electrode.

Join the waitlist — get patent alerts

Track US2008036931A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.