US2008186672A1PendingUtilityA1

Method Of Latent Fault Checking A Cooling Module

51
Assignee: EMERSON NETWORK POWER EMBEDDED COMPUTING INCPriority: Jan 20, 2006Filed: Apr 8, 2008Published: Aug 7, 2008
Est. expiryJan 20, 2026(expired)· nominal 20-yr term from priority
Inventors:Mark Lanus
G06F 11/3058G06F 11/3044
51
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A computer system includes a cooling module that cools an embedded computer chassis. The cooling module includes a fan and a fan controller that controls the fan speed based on a first signal that represents a desired speed of the fan. A bus master module generates the first signal, generates a second signal that bypasses the fan controller and selectively switches the fan to a full-speed, receives a third signal that indicates an actual speed of the fan, communicates the second signal to switch the fan to full-speed, monitors the third signal to determine if the fan speed changed due to the second signal, and indicates a latent fault if the change in the fan speed is not detected.

Claims

exact text as granted — not AI-modified
1 . A computer system, comprising:
 a cooling module that cools an embedded computer chassis, comprising:
 a fan; and 
 a fan controller that controls the fan speed based on a first signal that represents a desired speed of the fan; and 
   a bus master module that generates the first signal, that generates a second signal that bypasses the fan controller and selectively switches the fan to a full-speed, that receives a third signal that indicates an actual speed of the fan, that communicates the second signal to switch the fan to full-speed, that monitors the third signal to determine if the fan speed changed due to the second signal, and that indicates a latent fault if the change in the fan speed is not detected.   
   
   
       2 . The computer system of  claim 1  wherein the bus master module selectively generates the first signal to change the fan speed, monitors the third signal to determine if the fan speed changed due to the first signal, and indicates the latent fault if the change in the fan speed is not detected. 
   
   
       3 . The computer system of  claim 1  wherein the bus master module demands an increase of fan speed via the first signal, monitors the third signal to determine if the fan speed increased due to the first signal, demands a decrease of the fan speed via the first signal, monitors the third signal to determine if the fan speed decreased due to the first signal, and indicates the latent fault if at least one of the increase and decrease of the fan speeds is not detected. 
   
   
       4 . The computer system of  claim 1  further comprising an Intelligent Platform Management Bus (IPMB) that carries the second and third signals. 
   
   
       5 . The embedded computer chassis of  claim 1  wherein the bus master module monitors the third signal to determine if the fan speed increased due to the second signal and then relinquishes the second signal, monitors the third signal to determine if the fan speed decreased due to relinquishing the second signal, and indicates the latent fault if at least one of the increase and decrease in the fan speeds is not detected. 
   
   
       6 . The embedded computer chassis of  claim 1  further comprising a fan tachometer that generates the third signal based on a rotational speed of the fan. 
   
   
       7 . The embedded computer chassis of  claim 1 , wherein the bus module indicates the latent fault via an alarm signal. 
   
   
       8 . A method of performing a full-speed latent fault check on a fan controller, comprising:
 a full-speed latent fault checking algorithm, comprising:
 communicating a first signal to modify a fan speed via a full speed fan control circuit that bypasses a fan controller module; and 
 determining if the change in the fan speed is detected due to the first signal; and 
   if the change in the fan speed is not detected in the full-speed latent fault checking algorithm, then indicating a latent fault.   
   
   
       9 . The method of  claim 8 , further comprising a fan controller latent fault checking algorithm, comprising:
 communicating a second signal to modify the fan speed via the fan controller module;   determining if a change in the fan speed is detected due to the second signal; and   if the change in the fan speed is not detected in the fan controller latent fault checking algorithm, then indicating the latent fault.   
   
   
       10 . The method of  claim 8 , the fan controller latent fault checking algorithm further comprising:
 requesting an increased fan speed via the second signal;   determining if an increase in the fan speed is detected;   requesting a decreased fan speed via the second signal;   determining if a decrease in the fan speed is detected; and   if at least one of the increase in the fan speed and the decrease in the fan speed are not detected, then indicating the latent fault.   
   
   
       11 . The method of  claim 8 , the full-speed latent fault checking algorithm further comprising:
 communicating a full-speed signal, bypassing the fan controller module;   determining if an increase in the fan speed is detected;   removing the full-speed signal, bypassing the fan controller module;   determining if a decrease in the fan speed is detected; and   if at least one of the increase in the fan speed and the decrease in the fan speed are not detected, indicating the latent fault in the cooling module of the embedded computer chassis.   
   
   
       12 . The method of  claim 8 , wherein indicating a latent fault comprises generating an alarm signal in a computer.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.