US2009075479A1PendingUtilityA1
Method of manufacturing semiconductor device
Est. expiryFeb 17, 2023(expired)· nominal 20-yr term from priority
Inventors:Kenji Tabaru
H10P 95/00H10P 50/283H10W 20/425H10W 20/084H10W 20/081H10P 70/234H10D 64/011
49
PatentIndex Score
0
Cited by
0
References
0
Claims
Abstract
A substrate having a copper wiring is prepared. An insulating film is formed on the copper wiring. The insulating film is etched with a gas containing fluorine to form an opening reaching the copper wiring. A plasma treatment is carried out on a surface of copper exposed at a bottom of the opening without turning plasma discharge of f after forming the opening in the same chamber as the formation of the opening.
Claims
exact text as granted — not AI-modified1 - 12 . (canceled)
13 . A method of manufacturing a semiconductor device comprising:
forming a first dielectric layer supported by a semiconductor substrate; forming a groove in said first dielectric layer; depositing a first barrier metal layer in the groove by a method selected from the group consisting of chemical vapor deposition and sputtering; depositing a first copper layer on said first barrier metal layer in the groove to form wiring; depositing an insulating film on said first dielectric layer and said wiring; forming a second dielectric layer on said insulating film; etching said second dielectric layer to form a via hole reaching said insulating film; etching said insulating film in said via hole with a gas mixture including fluorine to expose a part of said wiring; before exposing the part of said wiring that is exposed by etching and said via hole to the atmosphere, plasma treating said wiring in said via hole to remove contamination, including fluorine, from said wiring after plasma treating, forming a native oxide film on a surface of said wiring that has been exposed by etching of said insulating film; after forming said native oxide film, depositing a second barrier metal layer in said via hole by a method selected from the group consisting of chemical vapor deposition and sputtering; depositing a second copper layer on said second barrier metal layer by plating; and removing said second copper layer and said second barrier metal from said second dielectric layer by chemical-mechanical polishing.
14 . A method of manufacturing a semiconductor device comprising:
preparing a first interlayer insulator film including first copper wiring and supported by a semiconductor substrate; forming an insulating film on said first copper wiring; forming a second interlayer insulator film on said insulating film; forming a first opening in said second interlayer insulator film, said first opening reaching said insulating film; etching said insulating film at the bottom of said first opening in a first plasma discharge within a gas mixture including fluorine and thereby forming a second opening reaching said first copper wiring; before exposing said second opening to the atmosphere, treating said first copper wiring at the bottom of said second opening with a second plasma discharge to remove contamination, including a polymer containing fluorine, from said first copper wiring; after treating said first copper wiring with said second plasma discharge, forming a native oxide film on a surface of said first copper wiring that has been exposed by etching of said insulating film; after forming said native oxide film, forming a barrier metal layer in said second opening by a method selected from the group consisting of chemical vapor deposition and sputtering; and after forming said barrier metal layer, forming a second copper wiring in said second opening by plating; and removing said second copper layer and said second barrier metal from said second dielectric layer by chemical-mechanical polishing.
15 . The method of manufacturing a semiconductor device according to claim 14 , wherein said insulating film is a silicon nitride film.
16 . The method of manufacturing a semiconductor device according to claim 14 , wherein said gas mixture includes at least one of tetrafluoromethane and trifluoromethane.
17 . The method of manufacturing a semiconductor device according to claim 14 , including establishing said second plasma in an ambient selected from the group consisting of argon, oxygen, hydrogen, nitrogen, a mixture of hydrogen and nitrogen, a mixture of oxygen and argon, a mixture of nitrogen and argon, and a mixture of hydrogen and argon.
18 . The method of manufacturing a semiconductor device according to claim 14 , including, during treating said first copper wiring with said second plasma discharge, applying a bias power between a first electrode supporting said semiconductor substrate and a second electrode, opposite said first electrode, with said semiconductor substrate between said first and second electrodes, and maintaining surface temperature of said first electrode at no more than 25° C.Join the waitlist — get patent alerts
Track US2009075479A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.