US2009150588A1PendingUtilityA1

Hard Disk Drive Cache Memory and Playback Device

Assignee: SILICON STORAGE TECH INCPriority: Dec 28, 2005Filed: Feb 13, 2009Published: Jun 11, 2009
Est. expiryDec 28, 2025(expired)· nominal 20-yr term from priority
G06F 12/00G06F 15/76G06F 12/0638G06F 12/0246Y02D10/00G06F 12/0866G06F 2212/225G06F 2212/2022
51
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A NOR emulating device using a controller and NAND memories can be used in a computer system in placed of the main memory or in place of the BIOS NOR memory. Thus, the emulating device can function as a bootable memory. In addition, the device can act as a cache to the hard disk drive. Further, with the addition of an MP3 player controller into the device, the device can function as a stand alone audio playback device, even while the PC is turned off or is in a hibernating mode. Finally with the MP3 player controller, the device can access additional audio data stored on the hard drive, again with the PC in an off mode or a hibernating mode. Finally, the device can function to operate the disk drive, even while the PC is off or is in a hibernating mode, and control USB ports attached thereto.

Claims

exact text as granted — not AI-modified
1 - 24 . (canceled) 
     
     
         25 . A computer comprising:
 a main processor;   a main memory connected to said main processor;   a bridge circuit connected to said main processor;   a first plurality of buses connected to said bridge circuit;   a controller circuit having a first plurality of ports for connecting to said first plurality of buses for receiving and providing signals to the bridge circuit; and a second plurality of ports for connecting to a second plurality of buses for receiving and providing signals to a second plurality of peripheral devices; and   said controller circuit operable in one of two modes: wherein a first mode, said controller circuit functions as a pass through device to provide signals transparently to and from the bridge circuit to the peripherals devices; and wherein in a second mode, said controller circuit functions to connect the signals from one peripheral to another peripheral without the signals being supplied to the bridge circuit.   
     
     
         26 . The computer of  claim 25 , wherein said controller circuit further comprising:
 an integrated circuit die, having a NOR memory embedded therein for containing a program code to boot said controller circuit.   
     
     
         27 . The computer of  claim 25 , wherein said controller circuit further comprising:
 a third port for connecting to a NAND memory.   
     
     
         28 . The computer of  claim 25  wherein said controller circuit further comprising:
 a fourth port for connecting to a volatile memory.   
     
     
         29 . The computer of  claim 25  wherein said first mode said main processor is active or on, and wherein said second mode said processor is inactive or off. 
     
     
         30 - 32 . (canceled)

Join the waitlist — get patent alerts

Track US2009150588A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.