Liquid crystal display panel and manufacturing method thereof
Abstract
A liquid crystal display (LCD) panel and manufacturing method thereof capable of ensuring an aperture ratio while reducing the number of data lines by a change of an arrangement structure of subpixels includes a plurality of subpixels constituting a display region, a plurality of thin film transistors (TFTs) connected respectively to the plurality of subpixels, a plurality of gate lines connected to the TFTs and formed along long sides of the subpixels, a plurality of data lines connected to the TFTs and formed along short sides of the subpixels, a plurality of storage lines formed to pass through the subpixels along the short sides of the subpixels, a first common storage line connected commonly to one end of each of the plurality of storage lines, and a second common storage line connected commonly to an opposite end of each of the plurality of storage lines.
Claims
exact text as granted — not AI-modified1 . A liquid crystal display (LCD) panel, comprising:
a plurality of subpixels constituting a display region; a plurality of thin film transistors (TFTs) connected respectively to the plurality of subpixels; a plurality of gate lines connected to the TFTs and formed along long sides of the subpixels; a plurality of data lines connected to the TFTs and formed along short sides of the subpixels; a plurality of storage lines formed to pass through the subpixels along the short sides of the subpixels; a first common storage line connected commonly to one end of each of the plurality of storage lines.
2 . The LCD panel as claimed in claim 1 , wherein the plurality of subpixels includes red, green and blue subpixels and the red, green and blue subpixels are alternately repeatedly arrayed along the data lines.
3 . The LCD panel as claimed in claim 2 , wherein the first common storage line is formed of a first metal layer which is the same as the gate lines, and the storage lines are formed of a second metal layer which is the same as the data lines.
4 . The LCD panel as claimed in claim 3 , further comprising:
a plurality of first contact electrodes for connecting the first common storage line to the plurality of storage lines.
5 . The LCD panel as claimed in claim 4 , wherein each of the first contact electrodes is formed of a third conductive layer for connecting the common storage lines to the storage lines through contact holes exposing the common storage lines and the storage lines.
6 . The LCD panel as claimed in claim 2 , further comprising:
a plurality of first contact electrodes for connecting the first common storage line to the plurality of storage lines.
7 . The LCD panel as claimed in claim 6 , wherein each of the first contact electrodes is formed of a third conductive layer for connecting the common storage lines to the storage lines through contact holes exposing the common storage lines and the storage lines.
8 . The LCD panel as claimed in claim 1 , further comprising gate drivers disposed at a non-display region.
9 . The LCD panel as claimed in claim 8 , wherein the first common storage line is formed of a first metal layer which is the same as the gate lines, and the storage lines are formed of a second metal layer which is the same as the data lines.
10 . The LCD panel as claimed in claim 9 , further comprising:
a plurality of first contact electrodes for connecting the first common storage line to the plurality of storage lines.
11 . The LCD panel as claimed in claim 10 , wherein each of the first contact electrodes is formed of a third conductive layer for connecting the common storage lines to the storage lines through contact holes exposing the common storage lines and the storage lines.
12 . The LCD panel as claimed in claim 8 , further comprising:
a plurality of first contact electrodes for connecting the first common storage line to the plurality of storage lines.
13 . The LCD panel as claimed in claim 12 , wherein each of the first contact electrodes is formed of a third conductive layer for connecting the common storage lines to the storage lines through contact holes exposing the common storage lines and the storage lines.
14 . A liquid crystal display (LCD) panel, comprising:
a plurality of subpixels constituting a display region; a plurality of thin film transistors (TFTs) connected respectively to the plurality of subpixels; a plurality of gate lines connected to the TFTs and formed along long sides of the subpixels; a plurality of data lines connected to the TFTs and formed along short sides of the subpixels; a plurality of storage lines formed to pass through the subpixels along the short sides of the subpixels; and gate drivers disposed at a non-display region.
15 . The LCD panel as claimed in claim 14 , further comprising a first common storage line connected commonly to one end of each of the plurality of storage lines, wherein the first common storage line is parallel with the gate lines.
16 . The LCD panel as claimed in claim 15 , wherein the gate drivers are disposed at a right and left non-display region.
17 . The LCD panel as claimed in claim 16 , wherein the first common storage line is connected to a circuit film.
18 . The LCD panel as claimed in claim 15 , wherein the first common storage line is connected to a circuit film.
19 . The LCD panel as claimed in claim 14 , wherein the gate drivers are disposed at a right and left non-display region.
20 . The LCD panel as claimed in claim 19 , wherein the first common storage line is connected to a circuit film.
21 . The LCD panel as claimed in claim 14 , wherein the first common storage line is connected to a circuit film.
22 . A liquid crystal display (LCD) panel, comprising:
a plurality of subpixels constituting a display region; a plurality of thin film transistors (TFTs) connected respectively to the plurality of subpixels; a plurality of gate lines connected to the TFTs and formed along long sides of the subpixels; a plurality of data lines connected to the TFTs and formed along short sides of the subpixels; a plurality of storage lines formed to pass through the subpixels along the short sides of the subpixels; and gate drivers disposed at a non-display region;
wherein the plurality of subpixels includes red, green and blue subpixels and the red, green and blue subpixels are alternately repeatedly arrayed along the data lines.
23 . The LCD panel as claimed in claim 22 , further comprising a first common storage line connected commonly to one end of each of the plurality of storage lines, wherein the first common storage line is parallel with the gate lines.
24 . The LCD panel as claimed in claim 23 , wherein the gate drivers are disposed at a right and left non-display region.
25 . The LCD panel as claimed in claim 24 , wherein the first common storage line is connected to a circuit film.
26 . The LCD panel as claimed in claim 23 , wherein the first common storage line is connected to a circuit film.
27 . The LCD panel as claimed in claim 22 , wherein the gate drivers are disposed at a right and left non-display region.
28 . The LCD panel as claimed in claim 27 , wherein the first common storage line is connected to a circuit film.
29 . The LCD panel as claimed in claim 22 , wherein the first common storage line is connected to a circuit film.Join the waitlist — get patent alerts
Track US2009168004A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.