US2009193652A1PendingUtilityA1

Scalable subsystem architecture having integrated cooling channels

53
Assignee: SALMON PETER CPriority: Aug 1, 2005Filed: Feb 4, 2009Published: Aug 6, 2009
Est. expiryAug 1, 2025(expired)· nominal 20-yr term from priority
Inventors:Peter C. Salmon
H10W 72/20H10W 70/6875H10W 70/635H10W 70/60H10W 90/00H10W 74/137H10W 40/47H10W 40/43G02B 6/43Y10T29/49128
53
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A method for building scalable electronic subsystems is described. Stackable modules employ copper substrates with solder connections between modules, and a ball grid array interface is provided at the bottom of the stack. A cooling channel is optionally provided between each pair of modules. Each module is re-workable because all integrated circuit attachments within the module employ re-workable flip chip connectors. Also, defective modules can be removed from the stack by directing hot inert gas at externally accessible solder connections.

Claims

exact text as granted — not AI-modified
1 . A method for building a scalable electronic system or subsystem comprising the steps of:
 a) fabricating a stackable module;   b) stacking a plurality of said modules to form said system or subsystem with a cooling channel provided between each pair of modules; and,   c) circulating a coolant in said cooling channel.   
   
   
       2 . The method of  claim 1  wherein said stackable module is fabricated on a copper substrate. 
   
   
       3 . The method of  claim 2  and including the step of testing each of said stackable modules prior to said stacking. 
   
   
       4 . The method of  claim 3  and further including the step of re-working any defective chips in each of said tested modules prior to said stacking.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.