US2010034215A1PendingUtilityA1
Backplane Interface Adapter with Error Control
Est. expiryNov 17, 2020(expired)· nominal 20-yr term from priority
H04L 49/90H04L 45/74H04L 47/6225H04L 47/50H04L 49/30H04L 49/901H04L 49/25H04L 49/3063H04L 49/153H04L 49/1538H04L 49/352
56
PatentIndex Score
0
Cited by
0
References
0
Claims
Abstract
A backplane interface adapter with error control and redundant fabric for a high-performance network switch. The error control may be provided by an administrative module that includes a level monitor, a stripe synchronization error detector, a flow controller, and a control character presence tracker. The redundant fabric transceiver of the backplane interface adapter improves the adapter's ability to properly and consistently receive narrow input cells carrying packets of data and output wide striped cells to a switching fabric.
Claims
exact text as granted — not AI-modified1 . An administrative module for use in a digital switch, wherein the digital switch includes a plurality of blades coupled to a switching fabric, and wherein each blade outputs serial data streams with in-band control information in multiple stripes to said switching fabric, said administrative module comprising:
a level monitor that monitors the data received at a receiving blade; and a stripe synchronization error detector that detects a stripe synchronization error based on the amount of data monitored by said level monitor.
2 . The administrative module of claim 1 , wherein the data received at a receiving blade is sorted based on stripe and source information and stored in a set of data structures, and wherein:
said level monitor monitors the levels of data stored in each data structure receiving blade, and said stripe synchronization error detector detects at least one of an overflow and underflow condition in the amount of data received on a respective stripe from a particular source.
3 . The administrative module of claim 1 , further comprising:
a flow controller that initiates a recovery routine to re-synchronize data across the stripes in response to detection of a stripe synchronization error.
4 . The administrative module of claim 3 , wherein said recovery routine includes throttling back the data flowing to one or more of said stripes.
5 . The administrative module of claim 1 , further comprising: a control character presence tracker that identifies the presence of a K2 character during the recovery routine.
6 . The administrative module of claim 1 , wherein said stripe synchronization error detector detects a stripe synchronization error in response to any one or more of the following error conditions: an incoming link error, a cross-point failure, and an outgoing link error.
7 . A method for detecting stripe synchronization error in a network switch, comprising:
(a) sorting data received at a receiving slot based on stripe and source information; (b) storing the sorted data in a set of data structures; (c) monitoring the levels of data stored in each data structure; and (d) detecting at least one of an overflow and underflow condition in the amount of data received on a respective stripe from a particular source.
8 . The method of claim 7 , wherein the source information identifies a slot that sent the data across a switching fabric of the network switch.
9 . The method of claim 7 , wherein the source information identifies a source packet processor that sent the data from a slot across a switching fabric of the network switch.
10 - 24 . (canceled)Join the waitlist — get patent alerts
Track US2010034215A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.