US2010226495A1PendingUtilityA1
Digital readout method and apparatus
Est. expiryOct 29, 2027(~1.3 yrs left)· nominal 20-yr term from priority
Inventors:Michael W. KellyBrian TyrrellCurtis ColoneroRobert BergerKenneth SchultzJames WeyDaniel MooneyLawrence M. Candell
H04N 5/913H04L 9/0637H04N 2005/91364H04L 9/0631G11B 20/00086H04N 5/772H04N 21/4223G11B 20/0021H04L 2209/805G09C 1/00H04N 21/4408H04L 9/12G06F 21/602H04L 2209/12H04N 23/20H04N 25/772H04N 25/77H04N 25/707H04N 25/57
56
PatentIndex Score
0
Cited by
0
References
0
Claims
Abstract
A digital focal plane array includes an all-digital readout integrated circuit in combination with a detector array. The readout circuit includes unit cell electronics, orthogonal transfer structures, and data handling structures. The unit cell electronics include an analog to digital converter. Orthogonal transfer structures enable the orthogonal transfer of data among the unit cells. Data handling structures may be configured to operate the digital focal plane array as a data encryptor/decipherer. Data encrypted and deciphered by the digital focal plane array need not be image data.
Claims
exact text as granted — not AI-modified1 . An encryption system comprising:
a plurality of analog-to-digital converters (ADC) wherein the ADCs are arranged in a two-dimensional array and each ADC within the array is capable of autonomously converting analog input signals to digital output signals, the array further configured for orthogonal transfer of data among the ADCs, and timing and control electronics configured to control the ADC array and to thereby encrypt data located within the ADCs of the array.
2 . The encryption system of claim 1 further comprising a decipher key generator configured to modify data within the ADCs of the array.
3 . The encryption system of claim 1 wherein the array is configured to implement a public key encryption.
4 . The encryption system of claim 3 wherein the array is configured to implement a PGP encryption.
5 . The encryption system of claim 1 wherein each ADC in the array includes a linear feedback shift register configured to count input signals and thereby convert the input signal from analog to digital form.
6 . The encryption system of claim 5 wherein the encryption system is configured to implement a stream cipher encryption.
7 . The encryption system of claim 1 further comprising a sensor array coupled to the ADC array, wherein the encryption system is configured to encrypt data gathered by the sensor array.
8 . The encryption system of claim 7 wherein the sensor array is a light sensor array and the encryption system is configured to encrypt image data.
9 . The encryption system of claim 7 wherein the system is configured to encrypt communications data in an optical communications system.
10 . The encryption system of claim 1 wherein the key is predetermined.
11 . The encryption system of claim 10 where the encrypted data is formatted in a combination of header and encrypted data.
12 . The encryption system of claim 11 wherein the header includes a predetermined encryption key.
13 . The encryption system of claim 7 wherein the sensor array is an electrical sensor array.
14 . The encryption system of claim 13 wherein the sensor array is configured to encrypt communications data received through the sensor array.Cited by (0)
No later patents cite this yet.
References (0)
No backward citations on record.