US2010309422A1PendingUtilityA1

Display panel and method of manufacturing the same

Assignee: PARK SO-YOUNPriority: Dec 29, 2005Filed: Aug 16, 2010Published: Dec 9, 2010
Est. expiryDec 29, 2025(expired)· nominal 20-yr term from priority
G02F 1/1339G02F 1/13394G02F 1/133388
45
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A display panel includes a first substrate, a second substrate, a liquid crystal layer, a seal line and an outer spacer. The first substrate includes a display area on which a plurality of thin film transistors are formed, and a peripheral area surrounding the display area. The second substrate is opposite to the first substrate. The liquid crystal layer is disposed between the first substrate and the second substrate. The seal line is formed between the first substrate and the second substrate in the peripheral area to confine the liquid crystal between the first and second substrates. The outer spacers are disposed in the peripheral area, and inwardly spaced apart from the seal line by a separation distance thereby preventing liquid crystal from being polluted by particles of an uncured seal line during manufacturing.

Claims

exact text as granted — not AI-modified
1 . A display panel comprising:
 a first substrate including a display area in which a plurality of thin film transistors are formed, and a peripheral area surrounding the display area;   a second substrate opposite to the first substrate;   a liquid crystal layer disposed between the first and second substrates;   a seal line formed between the first and second substrates along the peripheral area, the seal line confining the liquid crystal layer between the first and second substrates; and   outer spacers being inwardly spaced apart from the seal line by a separation distance, wherein the outer spacers make contact with each other and are grouped by at least two to form a plurality of first unit blocks, and at least two unit blocks are formed in peripheral area.   
     
     
         2 . The display panel of  claim 1 , wherein the first unit blocks are arranged along a closed loop in the peripheral area surrounding the display area. 
     
     
         3 . The display panel of  claim 1 , wherein each of the first unit blocks includes four outer spacers. 
     
     
         4 . The display panel of  claim 1 , wherein the first unit blocks are arranged along a plurality of closed loops in the peripheral area. 
     
     
         5 . The display panel of  claim 4 , wherein first unit blocks of a first closed loop are disposed between first unit blocks of a second closed loop adjacent to the first closed loop. 
     
     
         6 . The display panel of  claim 1 , wherein the outer spacers have a spherical shape. 
     
     
         7 . The display panel of  claim 6 , wherein the diameter of the outer spacers ranges from about 3 μm to about 5 μm. 
     
     
         8 . The display panel of  claim 1 , wherein the outer spacers are made of a material including an organic polymer. 
     
     
         9 . The display panel of  claim 1 , wherein the outer spacers are made of a material including divinyl benzene. 
     
     
         10 . The display panel of  claim 1 , wherein the outer spacers are spaced apart from the seal line by a separation distance of about 8 μm to about 10 μm. 
     
     
         11 . The display panel of  claim 1 , further comprising a plurality of inner spacers disposed in the display area, the inner spacers maintaining a cell gap between the first and second substrates. 
     
     
         12 . The display panel of  claim 11 , wherein the second substrate includes an inner light-shielding layer in the display area and an outer light shielding layer in the peripheral area, and the outer spacers are correspondingly formed to the outer light-shielding layer. 
     
     
         13 . The display panel of  claim 11 , wherein the inner spacers are correspondingly formed to the inner light-shielding layer. 
     
     
         14 . The display panel of  claim 11 , wherein the inner spacers are correspondingly formed to the thin film transistors. 
     
     
         15 . The display panel of  claim 11 , wherein the inner spacers are grouped by a desired number to form a plurality of second unit blocks, and the second unit blocks are disposed in the display area in a matrix shape. 
     
     
         16 . The display panel of  claim 11 , wherein each of the second unit blocks includes seven inner spacers. 
     
     
         17 . The display panel of  claim 11 , wherein the inner spacers have a spherical shape. 
     
     
         18 . The display panel of  claim 11 , wherein the diameter of the inner spacers ranges from about 3 μm to about 5 μm. 
     
     
         19 . The display panel of  claim 11 , wherein the inner spacers are made of a material including an organic polymer. 
     
     
         20 . The display panel of  claim 11 , wherein the inner spacers are made of a material including divinyl benzene.

Join the waitlist — get patent alerts

Track US2010309422A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.