US2011025362A1PendingUtilityA1

Apparatus and method for measuring phase noise/jitter in devices under test

41
Assignee: NAT SEMICONDUCTOR CORPPriority: Sep 7, 2007Filed: Oct 4, 2010Published: Feb 3, 2011
Est. expirySep 7, 2027(~1.2 yrs left)· nominal 20-yr term from priority
H03L 7/07G01R 31/31709
41
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A system for testing integrated circuit products and other devices under test (DUT) includes a DUT tester, which stimulates the devices under test and analyzes signals from the devices under test. A device interface board transports signals between the DUT tester and the devices under test. A test board is coupled to the device interface board and used to generate measurements associated with the devices under test, such as phase noise or phase jitter measurements. The test board could, for example, include a phase detector for detecting a phase difference between two signals and a control loop for adjusting at least one of the two signals to maintain an average of zero DC volts at an output of the phase detector. A customization module could also be used to customize the test board. The customization module could include a phase shifter, a phase-locked loop synthesizer, and/or an oscillator.

Claims

exact text as granted — not AI-modified
1 . A system comprising:
 a device interface board configured to transport signals between a product tester and a device under test; and   a test board coupled to the device interface board, the test board configured to receive a signal from the device under test through the device interface board, the test board also configured to generate one or more measurements associated with at least one characteristic of the device under test.   
     
     
         2 - 20 . (canceled)

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.