US2011066832A1PendingUtilityA1

Configurable Processor Module Accelerator Using A Programmable Logic Device

Assignee: DRC COMP CORPPriority: Jul 28, 2006Filed: Nov 23, 2010Published: Mar 17, 2011
Est. expiryJul 28, 2026(~0 yrs left)· nominal 20-yr term from priority
G06F 13/409
47
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A configurable processor module accelerator using a programmable logic device is described. According to one embodiment, the accelerator module includes a circuit board having coupled thereto a first programmable logic device, a controller, and a first memory. The first programmable logic device has access to a bitstream which is stored in the first memory. Access to the bitstream by the first programmable logic device is controlled by the controller. The bitstream is capable of being instantiated in the first programmable logic device using programmable logic thereof to provide at least a transport interface for communication between the first programmable logic device and one or more other devices associated with the motherboard using the microprocessor interface.

Claims

exact text as granted — not AI-modified
1 . An accelerator module, comprising:
 first programmable logic device having access to a bitstream;   the bitstream capable of being stored in a first memory;   the access by the first programmable logic device to the bitstream being controlled by a controller;   the bitstream to provide a transport interface for communication between the first programmable logic device and another device using a microprocessor interface; and   the transport interface capable of direct communication via the microprocessor interface with a microprocessor located.   
     
     
         2 . The accelerator module according to  claim 1 , wherein the controller is configured to monitor the first programmable logic device and configured to cause instantiation of the transport interface in the first programmable logic device responsive to a detected condition. 
     
     
         3 . The accelerator module according to  claim 1 , further comprising:
 a second memory; and   the bitstream capable of being instantiated in the first programmable logic device using programmable logic thereof to additionally provide a memory interface for communication with the second memory.   
     
     
         4 - 27 . (canceled)

Join the waitlist — get patent alerts

Track US2011066832A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.