Architecture And Method For Remote Platform Control Management
Abstract
An integrated circuit is a baseboard management controller that is a fully integrated system-on-a-chip microprocessor incorporating function blocks and interfaces that provide remote management solution. The integrated circuit uses a microprocessor, a media co-processor to accelerate video processing, and a set of system and peripheral functions that are useful in a variety of remote management applications. It further includes an integrated USB high-speed device and an OTG interface to support keyboard, mouse and mass storage emulation without additional external components, and two integrated MII LAN interfaces and one FSB interface, a memory controller to support a variety of static and dynamic memory components, an encryption controller to ensure secure remote management sessions and IPMI2.0-compliant BMC interfaces. The integrated circuit is based on structured ASIC technology, which enables easy customization of function blocks according to customer demands or new industry standards.
Claims
exact text as granted — not AI-modified1 . An integrated circuit, comprising:
a microprocessor; a video sampling controller operating with the microprocessor to accelerate video processing and compressings; and access circuitry coupled with the microprocessor and the video sampling controller to control access and management of remote devices, the access circuitry including at least one bus, general-purpose input/output (I/O) circuits and memory circuits; wherein the video sampling controller further comprises: a grabber for calculating a difference map between a first buffer and a second buffer and generating a list of modified regions from sampled data, and
an encoder for operating on modified regions and transferring operated-on modified regions to a client, and
wherein the encoder provides four modes of operation to operate on the modified regions including
uncompressed mode,
downscale uncompressed mode,
compressed mode, and
DCT mode.
2 . The integrated circuit of claim 1 , wherein the video sampling controller operates in uncompressed mode on the modified regions by passing them through a null set operation unmodified.
3 . The integrated circuit of claim 2 , wherein the video sampling controller operates in downscale uncompressed mode by downsampling the modified region.
4 . The integrated circuit of claim 3 , wherein the video sampling controller is configured to operate in compressed mode by:
a) determining longest pixel runs and line copies from pixel streams corresponding to the sampled data, wherein each pixel run is determined by looking for consecutive pixels that are equal within a predetermined margin and setting a pixel value for all such pixels based on a predetermined statistic and wherein the line copy is determined by looking for pixels on neighboring scan lines and assigning an identical value to all such lines if a predetermined criteria is met; b) applying greyscale compression if a run value satisfies predetermined ; c) running a re-accumulator to merge short runs that match as a result of encoder processing; d) applying a color reduction process to decrease size; and e) formatting the output.
5 . The integrated circuit of claim 4 , wherein the video sampling controller operates in DCT mode by performing a discrete cosine transform on the modified regions.Cited by (0)
No later patents cite this yet.
References (0)
No backward citations on record.