US2011317388A1PendingUtilityA1

Electronic device having a wiring substrate

49
Assignee: WATANABE SHINJIPriority: Oct 6, 2003Filed: Sep 7, 2011Published: Dec 29, 2011
Est. expiryOct 6, 2023(expired)· nominal 20-yr term from priority
H10W 90/754H10W 90/734H10W 90/732H10W 90/724H10W 74/142H10W 74/00H10W 72/07331H10W 72/07311H10W 72/07236H10W 72/5522H10W 72/5434H10W 72/5363H10W 72/01308H10W 72/01225H10W 72/856H10W 72/536H10W 72/354H10W 72/252H10W 72/241H10W 72/0198H10W 72/073H10W 72/072H10W 70/682H10W 70/63H10W 70/685H10W 70/614H10W 70/68H10W 74/15H10W 74/012
49
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A semiconductor chip of the present invention has a wiring substrate and a chip part. The wiring substrate has an insulating resin layer having a first major surface and a second major surface, and a first wiring layer disposed on the insulating resin layer on the second major surface side. The chip part has a projection electrode on the bottom surface. The insulating resin layer holds the chip part such that the bottom and side surfaces of the chip part are in contact with the insulating resin layer, and the top surface of the chip part is exposed on the insulating layer on the first major surface side. The projection electrode of the chip part is connected with the first wiring layer.

Claims

exact text as granted — not AI-modified
1 . An electronic device comprising:
 a wiring substrate including a plurality of insulating resin layers that are laminated and have first major surfaces and second major surfaces and a first wiring layer disposed on said insulating resin layer on the second major surface side from a lowermost layer to an innermost layer in said resin insulating layers;   a second wiring layer formed on the first major surface of said insulating resin layer;   a chip part including a projection electrode on a bottom surface and mounted on said wiring substrate;   wherein said insulating resin layer holds said chip part such that a bottom and side surfaces of said chip part are in contact with said insulating resin layer in an outmost layer, and a top surface of said chip part is exposed on said insulating resin layer on the second major surface side, and wherein the projection electrode of the chip part is connected with said first wiring layer, and   wherein said chip part protrudes from the first major surface of said insulating resin layer.   
     
     
         2 . The electronic device according to  claim 1 , wherein said wiring substrate further comprises an insulating layer except for said insulating resin layer and further comprises a wiring layer except for said first wiring layer or first and second wiring layers. 
     
     
         3 . The electronic device according to  claim 1 , wherein a portion exposed from the insulating resin layer of the chip part that enters the insulating resin layer of the outmost layer in the wiring substrate, is covered by a coating resin. 
     
     
         4 . The electronic device according to  claim 1 , wherein the projection electrode of said chip part is a gold electrode formed by a wire bonding technique. 
     
     
         5 . The electronic device according to  claim 1 , wherein said insulating resin layer is made of thermoplastic resin or materials in which thermosetting resin is added to thermoplastic resin. 
     
     
         6 . The electronic device according to  claim 1 , wherein the first major surface on which the second wiring layer is formed is arranged below the top surface of the chip part. 
     
     
         7 . The electronic device according to  claim 1 , wherein the chip is a semiconductor chip.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.