US2012015510A1PendingUtilityA1
Method of fabricating a semiconductor device including ion implantation at a tilt angle in exposed regions
Est. expiryDec 28, 2026(~0.5 yrs left)· nominal 20-yr term from priority
H10P 30/222H10D 62/371H10D 62/307H10B 12/05H10P 30/221
47
PatentIndex Score
0
Cited by
0
References
0
Claims
Abstract
A method of fabricating a semiconductor device includes forming a mask pattern for defining a region of a semiconductor substrate. A field stop dopant layer will be formed in the defined region. Dopant ions are implanted into the defined region of the semiconductor substrate at a tilt angle of approximately 4.4° to 7°.
Claims
exact text as granted — not AI-modified1 .- 5 . (canceled)
6 . A method of fabricating a semiconductor device, the method comprising:
forming a mask pattern for defining a region on a semiconductor substrate, wherein a field stop dopant layer will be formed in the defined region; and implanting dopant ions into the defined region of the semiconductor substrate at a tilt angle of approximately 4.4° to 7°.
7 . The method according to claim 6 , wherein the mask pattern is formed to expose the region in which the field stop dopant layer of an NMOS transistor will be formed, and wherein implanting the dopant ions further comprises implanting B 11 ions at a concentration of approximately 0.5×10 13 atoms/cm 2 to 1×10 13 atoms/cm 2 and at an energy of approximately 70 to 120 KeV.
8 . The method according to claim 6 , wherein the mask pattern is formed to expose the region in which the field stop dopant layer of a PMOS transistor will be formed, and wherein implanting the dopant ions further comprises implanting P 31 ions at a dose of approximately 0.8×10 12 atoms/cm 2 to 1.2×10 12 atoms/cm 2 and at an energy of approximately 200 to 300 KeV.
9 .- 14 . (canceled)Cited by (0)
No later patents cite this yet.
References (0)
No backward citations on record.