US2012050939A1PendingUtilityA1

Multi-layered ceramic capacitor

Assignee: SI TAE SUNGPriority: Aug 24, 2010Filed: Jan 26, 2011Published: Mar 1, 2012
Est. expiryAug 24, 2030(~4.1 yrs left)· nominal 20-yr term from priority
H01G 4/12H01G 4/35H01G 4/012H01G 4/30
21
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A multi-layered ceramic capacitor (MLCC) includes: a multi-layered capacitor main body formed by stacking a plurality of dielectric layers and having a size of 0.9 mm in width and 0.6 mm in length; two inner electrodes formed on each of the plurality of dielectric layers, an inner interval therebetween being 70 μm or smaller and an outer interval between the inner electrode and an edge of the dielectric layer being 60 μm or smaller; and a plurality of outer electrodes formed on an outer surface of the capacitor main body and electrically connected to the inner electrodes. An ultra-high capacitor can be implemented and the reliability of the product can be improved by optimizing an inner area of a 0906 size array.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A multi-layered ceramic capacitor (MLCC) comprising:
 a multi-layered capacitor main body formed by stacking a plurality of dielectric layers and having a size of 0.9 mm in width and 0.6 mm in length;   two inner electrodes formed on each of the plurality of dielectric layers, an inner interval therebetween being 70 μm or smaller and an outer interval between the inner electrode and an edge of the dielectric layer being 60 μm or smaller; and   a plurality of outer electrodes formed on an outer surface of the capacitor main body and electrically connected to the inner electrodes.   
     
     
         2 . The capacitor of  claim 1 , wherein the inner electrode is formed to have an overlap area with an inner electrode formed on an adjacent dielectric layer, and the overlap area is 400 μm 2  or larger. 
     
     
         3 . The capacitor of  claim 1 , wherein the capacitor main body has a width of 0.9±0.15 mm, a length of 0.6±0.10 mm, and a thickness of 0.45±0.10 mm. 
     
     
         4 . The capacitor of  claim 1 , wherein the capacitor main body is formed by stacking a plurality of dielectric layers such that it has a capacity of 2.2 μF. 
     
     
         5 . The capacitor of  claim 4 , wherein the capacitor is manufactured to have a capacity of 2.2 μF with a deviation of ±20%. 
     
     
         6 . The capacitor of  claim 1 , wherein the capacitor main body is formed by stacking a plurality of dielectric layers such that it has a capacity of 2.6 μF. 
     
     
         7 . The capacitor of  claim 6 , wherein the capacitor is manufactured to have a capacity of 2.6 μF with a deviation of ±10%. 
     
     
         8 . A multi-layered ceramic capacitor (MLCC) comprising:
 a multi-layered capacitor main body formed by stacking a plurality of dielectric layers and having a size of 0.9 mm in width and 0.6 mm in length;   two inner electrodes formed on each of the plurality of dielectric layers; and   a plurality of outer electrodes formed on an outer surface of the capacitor main body and electrically connected to the inner electrodes,   wherein the inner electrode are formed to have an overlap area with an inner electrode formed on an adjacent dielectric layer, and the overlap area is 400 μm 2  or larger.   
     
     
         9 . The capacitor of  claim 8 , wherein an inner interval between the two inner electrodes formed on each of the dielectric layers is 70 μm or smaller and an outer interval between the inner electrode and an edge of the dielectric layer is 60 μm or smaller. 
     
     
         10 . The capacitor of  claim 8 , wherein the capacitor main body has a width of 0.9±0.15 mm, a length of 0.6±0.10 mm, and a thickness of 0.45±0.10 mm. 
     
     
         11 . The capacitor of  claim 8 , wherein the capacitor main body is formed by stacking a plurality of dielectric layers such that it has a capacity of 2.2 μF. 
     
     
         12 . The capacitor of  claim 11 , wherein the capacitor is manufactured to have a capacity of 2.2 μF with a deviation of ±20%. 
     
     
         13 . The capacitor of  claim 8 , wherein the capacitor main body is formed by stacking a plurality of dielectric layers such that it has a capacity of 2.6 μF. 
     
     
         14 . The capacitor of  claim 13 , wherein the capacitor is manufactured to have a capacity of 2.6 μF with a deviation of ±10%.

Join the waitlist — get patent alerts

Track US2012050939A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.