US2012089958A1PendingUtilityA1

Apparatus and Methods for Optimizing the Performance of Programmable Logic Devices

52
Assignee: LEWIS DAVIDPriority: Aug 16, 2005Filed: Dec 14, 2011Published: Apr 12, 2012
Est. expiryAug 16, 2025(expired)· nominal 20-yr term from priority
G06F 30/394G06F 30/398H03K 19/17784
52
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A programmable logic device (PLD) includes first and second circuits. The first and second circuits are part of a user's design to be implemented using the PLD's resources. The first circuit is powered by a first supply voltage. The second circuit is powered by a second supply voltage. At least one of the first and second supply voltages is determined by a PLD computer-aided design (CAD) flow used to implement the user's design in the PLD.

Claims

exact text as granted — not AI-modified
1 - 27 . (canceled) 
     
     
         28 . A method of implementing an electronic circuit by using resources within a programmable logic device (PLD), wherein the PLD is powered by first and second supply voltages, the method comprising:
 (a1) assigning a nominal level to the second supply voltage;   (b1) performing place and route of the resources within the PLD used to implement the electronic circuit; and   (c1) determining a value of the second supply voltage level that meets a timing specification of the electronic circuit.   
     
     
         29 . The method according to  claim 28 , further comprising assigning a preset level to the first supply voltage. 
     
     
         30 . The method according to  claim 28 , wherein determining a value of the second supply voltage level that meets a timing specification of the electronic circuit further comprises determining a minimum value of the second supply voltage level that meets a timing specification of the electronic circuit. 
     
     
         31 . The method according to  claim 30 , wherein determining a value of the second supply voltage level that meets a timing specification of the electronic circuit further comprises:
 determining whether the selected second supply level is sufficient to provide a desired level of performance; and
 going to (b1) if the selected second supply level is insufficient to provide the desired level of performance. 
   
     
     
         32 . The method according to  claim 30 , wherein determining a minimum value of the second supply voltage level that meets a timing specification of the electronic circuit further comprises using a timing model with dependency on the second supply voltage value. 
     
     
         33 . The method according to  claim 32 , wherein determining a minimum value of the second supply voltage level that meets a timing specification of the electronic circuit further comprises using timing computed as a function of voltage to estimate a new value for the second supply voltage level. 
     
     
         34 . A method of implementing an electronic circuit using resources within a programmable logic device (PLD), wherein the PLD is powered by first and second supply voltages, the method comprising:
 (a2) assigning a nominal level to the second supply voltage;   (b2) performing a placement of the resources within the PLD;   (c2) optimizing the placement by using delay estimates corresponding to the second supply voltage level; and   (d2) determining a value of the second supply voltage level that meets a timing specification of the electronic circuit.   
     
     
         35 . The method according to  claim 34 , further comprising assigning a preset level to the first supply voltage. 
     
     
         36 . The method according to  claim 34 , wherein determining a value of the second supply voltage level that meets a timing specification of the electronic circuit further comprises determining a minimum value of the second supply voltage level that meets a timing specification of the electronic circuit. 
     
     
         37 . The method according to  claim 36 , wherein determining a value of the second supply voltage level that meets a timing specification of the electronic circuit further comprises:
 assigning to the second supply voltage a maximum level depending on successfully determining a value of the second supply voltage level that meets a timing specification of the electronic circuit; and   determining whether timing and routability goals are met at the second supply voltage level.   
     
     
         38 . The method according to  claim 37 , further comprising:
 creating a routing that meets a set of routing specifications;   optimizing timing of the electronic circuit; and   analyzing the electronic circuit to determine the minimum second supply voltage value that allows meeting a set of timing specifications.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.