US2012154367A1PendingUtilityA1

Display panel driver for reducing heat generation therein

56
Assignee: HASHIMOTO YOSHIHARUPriority: Dec 7, 2005Filed: Feb 21, 2012Published: Jun 21, 2012
Est. expiryDec 7, 2025(expired)· nominal 20-yr term from priority
G09G 3/3685G09G 3/3614G09G 2330/045
56
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A display panel drive circuit is provided with a first display output terminal to be connected with a data line of a display panel, first and second output stages, and a control circuit. The first output stage is directly connected with the first display output terminal and configured to output a data signal with the positive polarity with respect to a standard voltage level. The second output stage is also directly connected with the first display output terminal and configured to output a data signal with the negative polarity with respect to the standard voltage level. The control circuit controls the first and second output stages so that one of the first and second output stages is selectively activated while the other of the first and second output stages is deactivated.

Claims

exact text as granted — not AI-modified
1 . A display panel drive circuit comprising:
 an output stage configured to operate in a first voltage range from a first voltage to a second voltage, and to output a data signal to a data line of a display panel; and   a bias voltage generator configured to selectively feed one of first, second and third voltages to a gate electrode of a transistor within said output stage, said third voltage being higher than said first voltage and lower than said second voltage.   
     
     
         2 . The display panel drive circuit according to  claim 1 , wherein said bias voltage generator provides said third voltage for said gate electrode of said transistor while said output stage outputs said data signal to said data line. 
     
     
         3 . The display panel drive circuit according to  claim 1 , wherein said transistor operates as a constant current source while said gate electrode is supplied with said third voltage. 
     
     
         4 . The display panel drive circuit according to  claim 1 , wherein said transistor is turned off by said one of said first and second voltages and is turned on by the other of said first and second voltages to precharge said data line to a predetermined voltage level. 
     
     
         5 . The display panel drive circuit according to  claim 4 , wherein said predetermined voltage level is one of said first and second voltage. 
     
     
         6 . The display panel drive circuit according to  claim 1 , wherein said bias voltage generator further comprises a voltage follower and a switch circuit, said switch circuit selects whether said gate electrode is supplied with said third voltage through said voltage follower. 
     
     
         7 . The display panel drive circuit according to  claim 6 , wherein said gate electrode is supplied with said third voltage through said voltage follower during a predetermined period of the start of supply of said third voltage to said gate electrode.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.