US2012191900A1PendingUtilityA1

Memory management device

46
Assignee: KUNIMATSU ATSUSHIPriority: Jul 17, 2009Filed: Jan 17, 2012Published: Jul 26, 2012
Est. expiryJul 17, 2029(~3 yrs left)· nominal 20-yr term from priority
G06F 2212/7208G06F 3/0631G06F 2212/1016G06F 3/0679G06F 3/0604G06F 3/0653G06F 2212/205G06F 12/0246G06F 2212/1036G06F 3/061G06F 12/06G06F 2212/7201G06F 2212/7202G06F 3/0638G06F 12/00G06F 12/0223
46
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A memory management device of an example of the invention controls writing into and reading from a main memory including a nonvolatile semiconductor memory and a volatile semiconductor memory in response to a writing request and a reading request from a processor. The memory management device includes a coloring information storage unit that stores coloring information generated based on a data characteristic of write target data to be written into at least one of the nonvolatile semiconductor memory and the volatile semiconductor memory, and a writing management unit that references the coloring information to determines a region into which the write target data is written from the nonvolatile semiconductor memory and the volatile semiconductor memory.

Claims

exact text as granted — not AI-modified
1 . A memory management device that controls writing into and reading from a main memory comprising a nonvolatile semiconductor memory and a volatile semiconductor memory in response to a writing request and a reading request from a processor, the memory management device comprising:
 a coloring information storage unit that stores coloring information generated based on a data characteristic of write target data to be written into at least one of the nonvolatile semiconductor memory and the volatile semiconductor memory; and   a writing management unit that references the coloring information to determines a region into which the write target data is written from the nonvolatile semiconductor memory and the volatile semiconductor memory.   
     
     
         2 . The memory management device according to  claim 1 , wherein the coloring information comprises an access frequency estimated based on the data characteristic of the write target data. 
     
     
         3 . The memory management device according to  claim 1 , wherein the coloring information comprises a data life estimated based on the data characteristic of the write target data. 
     
     
         4 . The memory management device according to  claim 1 , wherein the coloring information comprises importance estimated based on the data characteristic of the write target data. 
     
     
         5 . The memory management device according to  claim 1 , wherein the coloring information further comprises an access count to the write target data. 
     
     
         6 . The memory management device according to  claim 1 , wherein the coloring information comprises at least one of an access frequency, a data life, and importance estimated based on the data characteristic of the write target data. 
     
     
         7 . The memory management device according to  claim 2 , wherein the nonvolatile semiconductor memory comprises a first region and a second region,
 the writing management unit references the coloring information to write the write target data of which the access frequency is high estimated based on the data characteristic into the first region, and   the writing management unit references the coloring information to write the write target data of which the access frequency is low estimated based on the data characteristic into the second region.   
     
     
         8 . The memory management device according to  claim 1 , further comprising a reading management unit that determines whether to cache read target data in the volatile semiconductor memory by referencing the coloring information of the read target data when the read target data is read from the nonvolatile semiconductor memory. 
     
     
         9 . The memory management device according to  claim 1 , wherein the nonvolatile semiconductor memory is a NAND flash memory and the volatile semiconductor memory is a DRAM. 
     
     
         10 . The memory management device according to  claim 6 , wherein the at least one of the access frequency, the data life, and the importance estimated based on the data characteristic of the write target data is determined based on at least one of a characteristic of a file in a file system of the write target data and a characteristic of a data type when a program in which the write target data is handled is executed. 
     
     
         11 . The memory management device according to  claim 6 , wherein the at least one of the access frequency, the data life, and the importance estimated based on the data characteristic of the write target data is determined based on an extension of the write target data. 
     
     
         12 . The memory management device according to  claim 6 , wherein the at least one of the access frequency, the data life, and the importance estimated based on the data characteristic of the write target data is determined based on an arrangement region of a kernel of the write target data. 
     
     
         13 . The memory management device according to  claim 5 , wherein an access frequency to the write target data is calculated based on the access count to the write target data and
 the writing management unit references the access frequency to determine a writing region in the nonvolatile semiconductor memory of the write target data.   
     
     
         14 . The memory management device according to  claim 13 , further comprising a relocation unit that relocates data by referencing the access count or the access frequency of the data in the nonvolatile semiconductor memory and the volatile semiconductor memory. 
     
     
         15 . The memory management device according to  claim 6 , wherein the nonvolatile semiconductor memory comprises a first region and a second region and the second region can store more multi-bit data than the first region,
 the writing management unit references the coloring information,   writes the write target data of which the data life is short estimated based on the data characteristic into the volatile semiconductor memory,   writes the write target data of which the data life is long estimated based on the data characteristic and of which the importance is high estimated based on the data characteristic into the first region of the nonvolatile semiconductor memory, and   writes the write target data of which the data life is long estimated based on the data characteristic and of which the importance is low estimated based on the data characteristic into the second region of the nonvolatile semiconductor memory.   
     
     
         16 . The memory management device according to  claim 6 , wherein the coloring information further comprises an access count to the write target data,
 the nonvolatile semiconductor memory comprises a first region and a second region, and   the writing management unit references the access frequency calculated based on the access count to the write target data to determine the region into which the write target data is written from the first region or the second region.   
     
     
         17 . The memory management device according to  claim 1 , wherein the writing management unit determines a writing region based on the coloring information and memory usage information comprising an erasure count for each predetermined region of the nonvolatile semiconductor memory so that an occurrence count of erasure processing for the nonvolatile semiconductor memory by wear leveling is suppressed. 
     
     
         18 . An information processing device, comprising:
 a processor;   a nonvolatile semiconductor memory and a volatile semiconductor memory used as a main memory; and   a memory management unit that controls writing into and reading from the nonvolatile semiconductor memory and the volatile semiconductor memory in response to a writing request and a reading request from the processor, wherein   the memory management unit, including:   a coloring information storage unit that stores coloring information generated based on a data characteristic of write target data to be written into at least one of the nonvolatile semiconductor memory and the volatile semiconductor memory; and   a writing management unit that references the coloring information to determine a region into which the write target data is written from the nonvolatile semiconductor memory and the volatile semiconductor memory.   
     
     
         19 . The information processing device according to  claim 18 , wherein the coloring information comprising at least one of an access frequency, a data life, and importance estimated based on the data characteristic of the write target data. 
     
     
         20 . The information processing device according to  claim 18 , wherein the memory management unit further comprises a reading management unit that determines whether to cache read target data in the volatile semiconductor memory by referencing the coloring information of the read target data when the read target data is read from the nonvolatile semiconductor memory. 
     
     
         21 . The information processing device according to  claim 18 , wherein the coloring information further comprises an access count to the write target data and the access count is counted by a counter included in the processor.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.