US2012278639A1PendingUtilityA1

Data processor

48
Assignee: NISHIDA YOICHIPriority: May 11, 2007Filed: Jul 12, 2012Published: Nov 1, 2012
Est. expiryMay 11, 2027(~0.8 yrs left)· nominal 20-yr term from priority
Inventors:Yoichi Nishida
G06F 1/324H04W 52/029H04W 52/0229G06F 1/3296G06F 1/3203G06F 1/3287Y02D10/00G06F 1/3237Y02D30/70
48
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

Provided is a data processor comprising: a signal processing unit operable to read out data stored in an input data storing unit, and perform signal processing of the data; a signal processing control unit operable to control the signal processing unit to take an active period to perform the signal processing at a processing speed faster than an input speed of the data inputted into the data input unit, and an inactive period not to perform the signal processing; a power control unit operable to restrict in the inactive period at least one of an electric power and a clock signal both supplied with the signal processing unit; and an input monitor unit operable to request the power control unit to remove the restriction on the basis of the volume of the data in the input data storing unit.

Claims

exact text as granted — not AI-modified
1 . A data processor comprising:
 a data input unit into which data is inputted;   an input data storing unit in which the data inputted into the data input unit is stored;   a signal processing unit operable to read out the data stored in the input data storing unit, and perform signal processing of data read from the input data storing unit;   a signal processing control unit operable to control the signal processing unit to take an active period to perform the signal processing at a processing speed faster than an input speed of the data inputted into the data input unit, and an inactive period not to perform the signal processing;   a power control unit operable to restrict in the inactive period at least one of an electric power and a clock signal both supplied with the signal processing unit; and   an input monitor unit operable to request the power control unit to remove the restriction of at least one of the electric power and the clock signal both supplied with the signal processing unit on the basis of the volume of the data in the input data storing unit.   
     
     
         2 . A data processor according to  claim 1 , wherein
 the input monitor unit is operable to make the request when the volume of data in the input data storing unit becomes equal to or larger than a predetermined threshold level.   
     
     
         3 . A data processor comprising:
 a signal processing unit operable to perform signal processing of data inputted thereinto;   an output data storing unit in which the data processed by the signal processing unit is stored;   a data output unit operable to read out and output data stored in the output data storing unit;   a signal processing control unit operable to control the signal processing unit to take an active period to perform the signal processing at a processing speed faster than an output speed of the data outputted from the data output unit, and an inactive period not to perform the signal processing;   a power control unit operable to restrict in the inactive period at least one of an electric power and a clock signal both supplied with the signal processing unit; and   an output monitor unit operable to request the power control unit to remove the restriction of at least one of the electric power and the clock signal both supplied with the signal processing unit on the basis of the volume of the data in the output data storing unit.   
     
     
         4 . A data processor according to  claim 3 , wherein
 the output monitor unit is operable to make the request when the volume of data in the output data storing unit becomes equal to or smaller than a predetermined threshold level.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.